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Cubic-millimeter computers complete with microprocessors, memories, sensors, 
radios and power sources are becomingly increasingly viable.  Power consumption is one 
of the last remaining barriers to cubic-millimeter computing and is the subject of this 
work.  In particular, this work focuses on minimizing power consumption in digital 
circuits using low voltage operation.   
Chapter 2 includes a general discussion of low voltage circuit behavior, specifically 
that at subthreshold voltages.  In Chapter 3, the implications of transistor scaling on 
subthreshold circuits are considered.  It is shown that the slow scaling of gate oxide 
relative to the device channel length leads to a 60% reduction in Ion/Ioff between the 90nm 
and 32nm nodes, which results in sub-optimal static noise margins, delay, and power 
consumption. It is also shown that simple modifications to gate length and doping can 
alleviate some of these problems. 
Three low voltage test-chips are discussed for the remainder of this work.  The first 
test-chip implements the Subliminal Processor (Chapter 4), a sub-200mV 8-bit 
microprocessor fabricated in a 0.13µm technology.  Measurements first show that the 
Subliminal Processor consumes only 3.5pJ/instruction at Vdd=350mV.  Measurements of 
20 dies then reveal that proper body biasing can eliminate performance variations and 
reduce mean energy substantially at low voltage.  Finally, measurements are used to 
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explore the effectiveness of body biasing, voltage scaling, and various gate sizing 
techniques for improving speed.   
The second test-chip implements the Phoenix Processor (Chapter 5), a low voltage 8-
bit microprocessor optimized for minimum power operation in standby mode.  The 
Phoenix Processor was fabricated in a 0.18µm technology in an area of only 915x915µm2.  
The aggressive standby mode strategy used in the Phoenix Processor is discussed 
thoroughly. Measurements at Vdd=0.5V show that the test-chip consumes 226nW in 
active mode and only 35.4pW in standby mode, making an on-chip battery a viable 
option.   
Finally, the third test-chip implements a low voltage image sensor (Chapter 6).  A 
128x128 image sensor array was fabricated in a 0.13µm technology. Test-chip 
measurements reveal that operation below 0.6V is possible with power consumption of 
only 1.9µW at 0.6V.  Extensive characterization is presented with a specific emphasis on 








The miniaturization of electronics has launched a wireless sensing revolution that is 
gaining traction in both industry and academia.  Complex wireless systems can be 
packaged in volumes on the order of several cubic centimeters, enabling pervasive 
sensing.  Companies are marketing wireless soil moisture monitors for crop irrigation [1], 
compact wireless tire pressure sensors [2], and even tiny pressure sensors for monitoring 
the integrity of stent grafts [3].  Academic researchers have made more ambitious 
demonstrations ranging from wireless neural monitoring and stimulation [4][5] to 
complex gas analysis in ultra-small form factors [6].   
Even as new applications emerge for wireless sensing, the miniaturization of 
electronics continues.  Innovations in microprocessors, radios, sensors, actuators, 
packaging, and power sources will soon take us from the cubic-centimeter domain to the 
cubic-millimeter (1mm3) domain.  In 1mm3 computing, computers may be embedded 
virtually anywhere.  They may be woven into clothing, implanted in the body, and set in 
construction materials.  In light of such flexibility, it becomes critically important to ask: 






1.1 The Need for the 1mm3 Computer 
The promise of 1mm3 computing is perhaps most apparent in medicine.  Advances in 
the semiconductor industry have historically been catalysts for tremendous progress in 
medicine, enabling devices ranging from pacemakers to neurostimulators to continuous 
blood glucose monitors.  Despite this past success, there is a continuing drive for smaller 
devices to address increasingly delicate problems.   
For example, the diagnosis and treatment of glaucoma (open angle glaucoma and 
angle closure glaucoma are expected to affect 60.5 million people worldwide by 2010 
[7]) requires periodic measurements of pressure in the eye (intra-ocular pressure). Intra-
ocular pressure is currently monitored directly by a doctor, requiring frequent trips to the 
doctor’s office to ensure sufficient temporal resolution [14]. An intra-ocular pressure 
sensor (Figure 1.1) with a MEMS pressure sensor, microprocessor, memory, radio and 
power source implanted in the eye would reduce both cost and time investment and 
would increase the temporal resolution of pressure measurements.  Size is of the utmost 
importance in this example since implant damage to the patient must be minimized.  
Miniaturized computers are similarly useful for a wide range of medical monitoring 
devices including intra-cardiac pressure sensors for patients with congestive heart failure, 
intra-cranial pressure sensors for patients with hydrocephalus, and stent graft structural 




Figure 1.1: An implantable intra-ocular pressure sensor (courtesy of Y-S. Lin) 
 
The broad field of wireless sensor networks will also be among the primary 
beneficiaries of 1mm3 computing. Tiny sensors could be used for widespread battlefield 
surveillance [8][9], forest fire and flood detection [9], and energy management in 
buildings and homes [9].  While less volume-constrained than medical applications, these 
and other wireless sensor network applications will benefit from the low costs associated 
with small volume and high integration. 
 
1.2 Challenges in 1mm3 Computing 
To meet the requirements of the aforementioned applications, 1mm3 computers will 
include a microprocessor, a memory, sensors, actuators, wireless communication, and a 
power source in a compact package (Figure 1.2). Thanks to consistent reductions in 
transistor size, circuit components for computing and communication easily meet the size 
requirements set by 1mm3 computing.  Similarly, innovations in MEMS have enabled the 
design of tiny sensors and actuators well suited to 1mm3 computing.  Despite recent 





Figure 1.2: The canonical 1mm3 computer 
power sources cannot be easily miniaturized while also serving the power demands of 
circuit and MEMS components. Consider, for example, a thin film zinc/silver oxide 
battery with a capacity of 100µAh/cm2 and output voltage of 1.55V [15].  Assuming that 
battery size is restricted to 1mm2 and that energy density remains constant at small 
battery sizes, the average current draw of circuit and MEMS components must be 114pA 
(for power consumption of 177pW) to guarantee one year of battery life.  The power 
consumption of the most energy efficient commercial microcontrollers (for example, the 
Texas Instruments MSP430 [12]) exceeds these limits by several orders of magnitude 
even in standby mode.  
 
In light of power source limitations, power minimization is one of the clear 
challenges of 1mm3 computing. Other notable challenges include compact antenna design 
and compact (and potentially biocompatible) packaging, but the focus of this work is 
power minimization.  Particular emphasis is placed on minimizing power consumption in 
digital circuits.  In the remainder of this chapter, the topic of energy minimization in 
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digital circuits is explored and the contributions of our research to the growing field of 
low voltage circuit design are discussed. 
Figure 1.3: NFET drain current as a function of gate-source voltage 
 
1.3 Addressing the Power Problem 
The energy consumed by a digital circuit is typically broken into contributions from 
switching energy (Eswitch) and leakage energy (Eleak), as shown in Equation 1.1, where CS 
is the switched capacitance, Vdd is the supply voltage, α is the switching activity, Ileak is 
the total leakage current of the circuit, and tp is the maximum delay across the circuit. 
pddleakddSleakswitchtotal tVIVCEEE ⋅⋅+⋅⋅=+= α
2               EQ 1.1 
In a typical circuit operating at the nominal supply voltage, Eswitch far exceeds Eleak 
(though Eleak generally grows with subthreshold leakage and gate leakage as technology 
scales [16]).  Given the quadratic dependence of Eswitch on Vdd, the most effective 
technique for reducing energy in a circuit is to reduce Vdd.  Though it is clear that reducing 
Vdd will yield energy reductions, it is not obvious how far Vdd can be scaled.  In general, 
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circuit designers assume that transistors turn off when the gate-source voltage drops below 
the threshold voltage (Vth) of the device.  This is, of course, a very simplistic assumption 
since subthreshold leakage is non-negligible, as shown in Figure 1.3.  With careful design, 
subthreshold leakage can be used to charge and discharge nodes in a digital circuit, 
suggesting that it is possible to use Vdd < Vth.  Circuits operating in this region are called 
subthreshold circuits and are the focus of this work. 
Aggressive voltage scaling into the subthreshold region poses a number of daunting 
challenges to circuit designers.  The first of these issues is reduced performance (i.e., 
reduced operating frequency).  As shown in Figure 1.3, subthreshold currents are much 
smaller than the strong inversion currents used in typical superthreshold (Vdd > Vth) 
circuits, so switching delays are increased by several orders of magnitude [17].  In many 
1mm3 computing applications, this performance penalty is tolerable, but many 
applications, such as those requiring streaming media processing, may have more 
stringent deadlines for computation. 
 The reduced noise margins that come with subthreshold operation are also 
potentially problematic.  Though coupling noise may reduce with voltage [17], noise 
from external components (for example, coupling noise due to a reference oscillator) may 
not scale with voltage and will create serious robustness problems. 
 The most significant problem facing subthreshold designers is an increased 
sensitivity to variability.  Due to the exponential dependence of subthreshold current on 
Vth, Vdd and temperature, small process and environmental variations can lead to 
enormous noise margin, delay and energy fluctuations [18].  This is a particular challenge 
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for memory designers since dense SRAM arrays require extremely high yield and use 
small variation-prone devices aggressively [19].   
 
1.4 Previous Work in Low Voltage Design 
The limits of voltage scaling were first explored in 1972 [20]. Further research in 
digital subthreshold operation was limited until 1999, when the authors of [21] began to 
explore logic family selection for subthreshold circuits.  Subsequently, a number of 
research groups have begun to focus their efforts on addressing the challenges of 
subthreshold operation. 
 The existence of an energy-optimal voltage (which typically lies in the 
subthreshold regime) was first noted in [23] and later in [24].  This was an important 
discovery because it showed 1) that subthreshold operation is typically energy optimal 
and 2) that scaling to the minimum functional voltage can actually increase energy 
consumption.  Early hardware demonstrations of subthreshold circuits were presented in 
[25] and later in [26], where operation down to 180mV was achieved.  The simulation-
based conclusions regarding the energy-optimal voltage [23][24] were confirmed by 
hardware presented in [27].  The first subthreshold general microcontroller was presented 
in [28], and was shown to consume only 2.6pJ per instruction.  These early research 
efforts proved that energy efficient subthreshold operation was possible but did not 
address the more important topics of variability and robust memory design. 
 Recently, the problems posed by robust memory design have begun to receive 
more attention.  In [29] a simulation-based study explored the key sensitivities of SRAM 
noise margins in the subthreshold regime.  The authors of [19][30] showed that a 
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modified SRAM cell using 8 transistors could achieve robust operation from nominal 
superthreshold voltages down to 0.41V.  Several alternative SRAM cells have also been 
proposed with a specific focus on subthreshold operation [31][32][33][71][72]. 
 The recent burst of activity in subthreshold circuits research has not yet addressed 
several key needs.  Variability has still not been explored adequately to permit 
widespread commercial use.  The importance of standby power in low voltage 1mm3 
systems has also not been addressed.  Additionally, low voltage research has focused 
largely on conventional circuits (e.g., microprocessors, memories, etc.) and has not been 
expanded to include sensors, critical components in any 1mm3 computer.  
 
1.5 Contributions of this Work 
This work explores aggressive voltage scaling for robust energy efficient operation in 
1mm3 computing systems. The study begins in Chapter 2 with a review of basic digital 
subthreshold circuit concepts.  This review gives a detailed overview of the most 
important prior work in subthreshold circuit design with a particular emphasis on device 
characteristics, voltage selection, and variability.  This work is drawn from several papers 
that I authored or co-authored, including [17] and [34], though most results are derived 
from results originally presented by Bo Zhai in [18] and [23]. 
Chapter 3 discusses the topic of device scaling in subthreshold circuits.  MEDICI 
simulations are used to investigate the implications of transistor scaling on subthreshold 
circuits.  In particular, it is shown that conventional scaling trends lead to sub-optimal 
noise margins, performance, and energy consumption and that simple changes to channel 
doping and gate length provide dramatic improvements to these parameters.  The work in 
8 
 
Chapter 3 is derived from work originally presented in [77].  I developed each of the 
experiments described in that chapter, though Mingoo Seok offered valuable feedback 
throughout. 
Given the foundations laid during Chapters 2 and 3, Chapter 4 is used to explore 
the design and test of the Subliminal Processor, an 8-bit subthreshold processor that was 
designed with the needs of 1mm3 computing in mind. Architectural and physical design 
decisions affecting energy efficiency are discussed in addition to test-chip measurements 
which demonstrate active energy of only 3.5pJ/instruction.  Measurements of Subliminal 
offer new insights into variability control for subthreshold circuits.  In particular, it is 
shown that control of the body bias can be used to effectively eliminate performance 
variation and can be used to reduce energy variations.  Test chip measurements are also 
used to evaluate body biasing, voltage scaling, and various gate sizing techniques for 
improving performance (i.e., speed) in subthreshold circuits.  The work in Chapter 4 was 
derived from [22], a joint collaboration with students including Bo Zhai, Leyla Nazhandli, 
Brian Cline, Meghna Singhal, Javin Olson, Michael Minuth, Kevin Zhou, and Mingoo 
Seok.  During the design phase of this project, I was directly responsible for memory 
design, physical design of the processor, and gate sizing strategies.  I designed the 
experiments described in Chapter 4 though Mingoo Seok and Kevin Zhou contributed 
significant time to testing chips. 
The processor described in Chapter 4 is an important demonstration of robust low 
voltage operation but does not consider several important topics in 1mm3 computing, 
most notably standby power management.  In Chapter 5, the Phoenix Processor, an 8-bit 
sensor processor, is introduced.  Unlike previous work, the design of Phoenix is focused 
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primarily on standby power minimization (as opposed to active power minimization or 
performance maximization).  Phoenix leverages a comprehensive standby mode strategy 
to minimize the impact of idle periods, which can be >99% of the total lifetime of a 
sensor node.  Device-, circuit-, and architecture-level considerations in the Phoenix 
Processor are discussed in addition to energy and performance measurements.  At only 
35.4pW, the standby mode power consumption in the Phoenix Processor is several orders 
of magnitude lower than that of previously reported microprocessors in both academia 
and industry.  The work described in Chapter 5 was originally presented in [66] and was 
the result of collaboration between multiple students including Mingoo Seok, Yu-Shiang 
Lin, Zhiyoong Foo, Nurrachman Liu, Yoonmyung Lee, and Daeyeon Kim.  I was directly 
responsible for the design of the CPU, compression blocks, the power management unit, 
and the system bus.  I also helped in the initial planning of memory blocks and co-led 
testing efforts with Mingoo Seok. 
In Chapter 6, the topic of low voltage microprocessors is left behind and focus is 
instead shifted to a low voltage CMOS image sensor.  While the topic of Chapter 6 is a 
clear divergence from conventional microprocessor design, sensors are an important part 
of any 1mm3 computer and merit significant attention.  This work is the first 
demonstration of a near-threshold image sensor and test-chip measurements reveal that 
extremely low power consumption is achieved.  I led both design and test efforts in the 
image sensor test-chip though Zhiyoong Foo made valuable contributions in 
implementing on-chip test infrastructure. 
The research efforts described in this work have offered new insights on subthreshold 
circuit design and on the greater topic of 1mm3 computing.  However, a number of 
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challenges remain and are discussed briefly in Chapter 7.  Topics covered include the 
ever-present topic of variability in subthreshold circuits, low power radio design, and 
1mm3 system integration. 
 
To summarize, this work makes the following new contributions: 
• Explores the implications of device scaling on subthreshold circuits and 
proposes an alternative device scaling strategy to counteract problems 
encountered at advanced technology nodes 
• Uses a subthreshold test-chip (the Subliminal Processor) to demonstrate the 
effectiveness of body biasing for reducing variability in subthreshold circuits 
and to compare body biasing, voltage scaling, and various gate sizing 
techniques for improving performance in subthreshold circuits 
• Demonstrates the effectiveness of aggressive standby mode power 
minimization in a low voltage test-chip (the Phoenix Processor), giving 
unprecedented standby power of only 35.4pW 
• Discusses a new image sensor architecture optimized for low voltage, which 







Motivating Low Voltage Operation 
 
Due to the quadratic dependence of switching energy on Vdd, low voltage 
operation is an extremely effective technique for reducing energy in digital circuits.  
Recently, aggressive voltage scaling into the subthreshold (Vdd<Vth) regime has been 
explored for applications like 1mm3 computing, where energy minimization is one of the 
primary design requirements.  This chapter explores the theory behind low voltage 
operation. 
The discussion of low voltage operation begins in Section 2.1 with a look at the 
basic device sensitivities observed in subthreshold circuits.  The exponential dependence 
of subthreshold current on Vdd, Vth, and subthreshold slope make variability a pressing 
concern in low voltage circuits.  The on-current to off-current ratio also reduces 
exponentially in the subthreshold regime, giving reduced noise margins and 
exponentially slower switching speeds in subthreshold circuits. 
In light of these concerns at low Vdd, it is important to quantify the expected 
energy benefits of subthreshold operation.  Section 2.2 reviews recent explorations of the 
energy characteristics of subthreshold circuits.  In particular, the existence of an energy-
optimal voltage and its energy implications are discussed.   
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The problems posed by variability are considered in Section 2.3.  Several 
important sources of variation are considered and it is shown that systematic and random 
Vth variations pose the most serious problems for subthreshold energy, delay, and 
robustness.   In addition, it is shown that the implications of Vth variability on 
subthreshold logic can be quite serious. 
 
2.1 Subthreshold Device Sensitivities 
As Vdd is reduced to manage power consumption, FETs make the transition from 
drift-dominated superthreshold (super-Vth) operation to diffusion-dominated subthreshold 
(sub-Vth) operation.  The current in the subthreshold region is described by Equation 2.1, 
where W is the gate width, Leff is the effective gate length, µeff is the effective mobility, Cd 
is the depletion capacitance, vT is the thermal voltage, Vgs is the gate-source voltage, m is 





























WI 12μ     Equation 2.1 
 A close inspection of Equation 1 reveals a great deal about the challenges of sub-
Vth operation.  Most notably, subthreshold current is exponentially dependent on Vth, Vgs 
(and therefore Vdd), m, and temperature (through vT).  Figure 2.1 confirms the exponential 
dependences on Vgs and Vth for an NFET simulated in a 0.13µm process.  The most 
important implication of this dependence is an increased sensitivity to process, voltage, 
and temperature variability in the subthreshold regime.  For example, simulations show 
that a 100mV increase in Vth results in a ~14X change in current at the same Vgs and Vds.  
A circuit-level exploration of variability in subthreshold circuits will be discussed later in 
this chapter.  We also note in Equation 2.1 that subthreshold current has only linear 
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dependence on W, Leff, and µeff.  These quantities, which are very important in 
superthreshold device-level and gate-level design, are somewhat less important in 
subthreshold circuits.   
Figure 2.1: Simulated NFET drain current as a function of gate voltage in a 0.13µm 
technology 
 In addition to increased sensitivities, Figure 2.1 shows that the on-current to off-
current ratio (Ion/Ioff) reduces dramatically from ~800,000 at Vdd=1.2V to ~800 at 
Vdd=250mV.  The value of Ion/Ioff, which reduces exponentially with Vdd in the 
subthreshold regime, is strongly correlated with delay, suggesting that subthreshold 
circuits are exponentially slower than superthreshold circuits.  Additionally, a reduction 
in Ion/Ioff tends to reduce noise margins, which is particularly problematic for SRAM.   
 
2.2 Selecting Vdd
 In [35], it was shown that CMOS gates composed of ideal transistors with a 
subthreshold swing of 60 mV/decade should function properly with a supply voltage as 
low as 36mV.  Despite a non-ideal subthreshold swing, measurements of an inverter 
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show that functionality can be achieved with a supply voltage of just 65mV [17].  It is 
clear that CMOS logic functions at extremely low voltages, but we must still consider the 
question of whether operation at these voltages is worthwhile.  Figure 2.2(a) shows how 
the power consumed by an inverter chain scales with supply voltage.  The total power 
consumption is broken into dynamic power (the power consumed by switching gates) 
and leakage power (the power consumed by idle gates).  Minimum power is achieved by 
choosing the minimum functional supply voltage.   
Figure 2.2: (a) Power consumed by an inverter chain as a function of supply 
voltage (Vdd) (b) Energy consumed per switching operation by the same inverter 
chain as a function of Vdd. 
 However, power is not always the most appropriate metric.  For many applications, 
especially those in which battery life is the primary concern, energy per instruction may 
be a more sensible metric.  There is a subtle but important difference between energy and 
power that is highlighted in Figure 2.2(b), which shows the energy consumed per 
switching event (which we call an operation) for the inverter chain from Figure 2.2(a).   
 Although Figure 2.2(a) shows that minimizing supply voltage will minimize power, 
the energy inflection point in Figure 2.2(b) shows that minimum energy is achieved at 
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some voltage that is greater than the minimum functional supply voltage.  This energy 
minimum is due to a rapid increase in gate delay as the supply voltage scales below the 
threshold voltage.  As gate delay increases, the amount of time that each gate spends 
leaking also increases.  As a result, the total leakage energy (the product of leakage 
current, supply voltage, and total leakage time) increases quickly and creates the 
minimum apparent in Figure 2.2(b).  The location of this minimum energy supply 
voltage (Vmin) is a strong function of both switching activity and logic depth (the number 













⎛ ⋅⋅= 355.2ln587.1min α
η    Equation 2.2 
where α is the switching activity, n is the logic depth, m is the subthreshold slope factor, 
vT is the thermal voltage, and η is a delay-related technology parameter. 
 
2.3 Fighting Variability 
The last sub-section showed that energy/operation may be, in theory, minimized 
by operating in the subthreshold regime.  In practice, achieving energy optimality is not 
as simple as reducing Vdd to Vmin.  Process-induced variability leads to problems with 
both functionality and energy efficiency. 
 We can take a simplistic but accurate view of variability by assuming that there 
are four types of variation: systematic (global) Vth variation, random Vth variation, 
systematic (global) gate length variation, and random gate length variation.  There is also 
some component of threshold and gate length variation that varies from region to region 
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on the chip, but this can be safely grouped with systematic (global) variation for this 
simple discussion. 
 Figure 2.3 shows how the delay variation of a chain of 10 inverter changes as Vdd 
scales in a 65nm technology.  Since subthreshold current is exponentially dependent on 
Vth, variation in Vth becomes more problematic at subthreshold voltages.  Conversely, 
subthreshold current is inversely proportional to gate length and has a relatively weak 
exponential dependence through DIBL-induced Vth variations.  Threshold variations are 
therefore the most important concern for subthreshold designers. 
 The increased sensitivity to threshold voltage fluctuations in the subthreshold 
regime leads to dramatic variations in gate delay, which may result in both late-mode (i.e., 
setup time violations) and early-mode timing failures (i.e., hold time violations).  Late-
mode failures occur when a circuit path delay exceeds the clock period and may be fixed 
by increasing the clock period.  Monte Carlo simulations show that the clock period for a 
10-inverter chain in a 65nm technology must increase by 10% at Vdd=1V and an 
astonishing 230% at Vdd=300mV to eliminate late-mode errors introduced by variability.  
The performance and energy implications of addressing late-mode failures are clearly 
undesirable.  Early-mode failures can occur when excessive clock skew allows data to be 
latched on clock cycle early at a receiving latch.  Monte Carlo simulations suggest that 
clock skew (in terms of FO4 delay) can increase by more than 10X as voltage is scaled 
from 1V to 300mV.  Early-mode failures must be fixed by adding delay elements to short 
paths or by designing variation-tolerant clock distribution networks. 
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Figure 2.3.: Delay variability (σ/μ) as a function of supply voltage (65 nm 
technology) 
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Figure 2.4: Variation in worst-case (µ+3σ) Vmin and Emin for an inverter chain of 
length n gates.  The relative increases in Vminand Emin are less severe at large n 
(0.13µm technology).  
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 For most subthreshold designs, energy will be the most important metric.  It is 
therefore very important to understand how Vmin, identified in the previous sub-section, is 
affected by variability.  While dynamic energy remains relatively constant with 
variability, worst-case delay and worst-case leakage energy increase dramatically [18].  
Assuming a fixed frequency and supply voltage across all chips, process variations leads 
to a lower operating frequency and consequently, a dramatic increase in leakage.  Figure 
2.4 shows the variation in the worst-case Vmin and energy for an inverter chain of length n 
in a 0.13µm technology. 
 Though variability is one of the primary problems in subthreshold regime, careful 
design will help alleviate its effects.  Systematic variations can be addressed globally 
with techniques like dynamic voltage scaling (DVS) and adaptive body biasing (ABB), 
though both techniques incur area and complexity overheads.  ABB, in particular, will be 
explored in Chapter 4 within the context of an 8-bit subthreshold processor.   
Random variations are somewhat more difficult to address in a methodical 
fashion.  The “averaging” of variability through longer path lengths and larger gate sizes 
is one of the few tools available to the designer.  Consider a timing path composed of 
identical gates affected only by random delay variability (i.e., gates are identically and 
independently distributed with mean of µo and standard deviation of σo).  The Central 
Limit Theorem predicts that the delay of a path with n gates will approach a distribution 
with mean of µn = n · µo and standard deviation of on n σσ ⋅= .  While the absolute 
variation (i.e., σn) of this delay distribution increases with n, the relative variation of 
delay (i.e., σn/µn) reduces by a factor of n  with increasing n.    Figure 2.4 confirms this 
behavior and shows that relative energy (Emin) and Vmin variations reduce dramatically 
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with increasing path lengths.  Designers will find the reduced relative variability at longer 
path lengths attractive, but this behavior may be problematic for clock distribution, where 
an increase in absolute variability results in increased clock skew and a greater incidence 
of timing errors.  Recent research has also shown that timing and energy fluctuations due 
to random variation can be reduced by using larger gate sizes [18][36].  The Central 
Limit Theorem is again relevant, showing that variation reduces by a factor of LW ⋅  
with increasing gate area.  Note in this case that the reduced variability comes at the price 
of increased energy, a factor that must be considered carefully by designers. 
 Successful subthreshold operation will undoubtedly require the development of 
error-tolerant architectures.  Error correction codes (ECC) and memory redundancy have 
been studied extensively [37], but it will be important to create whole architectures than 
can dynamically detect and correct errors [88].  Without the development of such 
techniques, designers will be forced to incorporate large margins in design parameters to 












Device Scaling in Low Voltage Circuits 
 
To this point we have explored the energy benefits of low voltage operation and 
have examined variability, the most challenging problem for subthreshold designers.  
Most of these explorations have been carried out in a 0.13µm process.  Device scaling 
has been one of the most important developments for performance, energy, and cost in 
super-Vth circuits [38], so it is prudent to investigate how scaling will affect subthreshold 
operation.  In this chapter, the implications of device scaling are considered and simple 
modifications to the standard CMOS processing flow are suggested to improve noise 
margins, energy, and delay in scaled subthreshold circuits. 
We first use realistic two-dimensional device models (in MEDICI) scaled from 
the 90nm technology node down to the 32nm technology node to quantify the device-
level and gate-level implications of conventional super-Vth device scaling. We show that 
the slow scaling of gate oxide relative to the channel length leads to a 60% reduction in 
Ion/Ioff between the 90nm and 32nm nodes, which results in static noise margin (SNM) 
degradation of more than 10% between the 90nm and 32nm nodes in a CMOS inverter. 
We propose a modified scaling strategy that uses increased channel lengths and reduced 
doping to improve inverse subthreshold slope. We develop new delay and energy metrics 
that effectively capture the important effects of device scaling, and we use those to drive 
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device optimization. We find that noise margins improve by 19% and energy improves 
by 23% in 32nm sub-Vth circuits when applying the modified device scaling strategy. The 
proposed approach is particularly attractive since it requires only simple modifications to 
existing device technologies. Following this initial analysis, we look at the problem of 
scaled sub-Vth SRAM, which will likely be the sub-Vth circuit most sensitive to device 
scaling. We use both nominal and corner based analysis to measure noise margins in 
memories targeted at sensor applications, where memory sizes on the order of several 
kilobits are sufficient. We find that our optimized sub-Vth device has a nominal read 
SNM that is 64% larger than that of the unoptimized super-Vth device at the 32nm 
generation.  
The remainder of this chapter is organized as follows. In Section 3.1, the 
implications of performance-driven scaling in the sub-Vth regime are described. In 
Section 3.2, an alternative scaling strategy driven by the needs of sub-Vth circuits is 
proposed and compared to a super-Vth scaling strategy. Finally, in Section 3.3, scaled 
sub-Vth SRAM is studied in detail.  
 
3.1 Modeling Super-Vth Scaling 
In this section, we describe a simple but accurate bulk transistor model, illustrated 
in Figure 3.1(a), which captures the important effects of conventional super-Vth scaling. 
The text and figures will focus on the NFET device for the remainder of this paper, but an 
analogous methodology is also used to describe the PFET device. The device model has 
four key scaling parameters: physical gate length (Lpoly), gate oxide thickness (Tox), 
substrate doping (Nsub), and peak halo doping (Np,halo). These parameters receive special 
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attention because they are most important when determining key device characteristics 
like Vth, on-current, off-current, and gate capacitance. In addition to these four parameters, 
we specify Vdd as an additional knob for adjusting performance. All physical dimensions 
other than Tox (source/drain junction depth, lateral source/drain diffusion, halo 
dimensions, etc.) scale in proportion to Lpoly.  
Note that halo doping regions are located near the source and drain edges. Halo 
doping is used to control Vth roll-off observed at short channels and large drain biases, 
and has become indispensable for super-Vth devices. The Vth of a short channel device 
with halo doping may be represented as the sum of three components: intrinsic (long 
channel) threshold voltage (Vth0), roll-off due to short channel effects and DIBL (∆Vth,SCE), 
and roll-up due to halo doping (∆Vth,halo) [39]. In a well optimized device, the halo 
regions increase the effective channel doping at short channel lengths such that -
∆Vth,SCE=∆Vth,halo, and Vth remains flat as a function of both Lpoly and Vds. The halo regions 
are modeled as a pair of two dimensional Gaussian distributions superimposed on a 
uniformly doped substrate similar to [40][41]. The doping contours of a representative 
90nm device are shown for illustrative purposes in Figure 3.1(b). The net halo doping, 
Nhalo, is the sum of Nsub and Np,halo.  
For our purposes, describing a device at a particular technology node only 
requires that the four key parameters and Vdd are specified. The iterative process 
described in [77] is used to optimize device parameters at a given technology node. Lpoly 
and Tox are first determined based upon published industry data. Vdd and Vth (through Nsub 
and Np,halo) are then chosen to optimize delay under leakage constraints. The selection of 
each parameter is described in the remainder of this section. 
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The aggressive scaling of Lpoly has been one of the primary drivers of performance 
improvement in MOSFETs. Note that Lpoly represents the length of the bottom of the 
poly-Si gate after etching. For example, a gate with a designed length of 90nm might 
have Lpoly=65nm after etching. Throughout this section, the minimum Lpoly is assumed to 
reduce by 30% per generation, which agrees well with recent Lpoly scaling trends.  
Selecting a realistic value for Tox plays a critical role in determining the sub-Vth 
characteristics of a device. A survey of recent industrial publications in [42] shows that 
Tox has been reduced by ~10% per generation below the 130nm technology node, which 
is slower than other dimensions. In this paper, it is assumed that Tox reduces by 10% per 
generation. Note that the oxide scaling problem may be even worse than the assumption 
of 10%. High-κ dielectrics may be the only solution since conventional gate stacks may 
be limited to a minimum of ~1nm thickness [43]. 
With Lpoly and Tox fixed for each generation, the remaining three parameters (Nsub, 
Np,halo, Vdd) may be tuned to match delay and leakage requirements. As in [77], the 
optimization in this work uses delay (τ) as an objective and leakage (Ileak,max) as a 







Figure 3.1: (a) A device cross-section showing scaling parameters (b) Doping profile 




      
Node 90nm 65nm 45nm 32nm 
Lpoly (nm) 65 46 32 22 
Tox (nm) 2.10 1.89 1.70 1.53 
Nsub (cm-3) 1.52e18 1.97e18 2.52e18 3.31e18
Nhalo (cm-3) 3.63e18 5.17e18 7.83e18 12.0e18
Nch,avg (cm-
3) 
2.82e18 3.84e18 5.27e18 7.38e18
Vdd 1.2 1.1 1.0 0.9 
Vth,sat (mV) 403 420 438 461 
Ioff 
(pA/µm) 
100 125 156 195 
CgVdd/Ion 
(ps) 
1.3 0.97 0.75 0.62 
Table 3.1: NFET parameters under super-Vth scaling 
constraint. Note that Nsub is treated as a function of the long channel device (where halo 
doping is largely unnecessary), and Np,halo is treated as a function of the short channel 
device. While the approach described in [77] may not converge on the optimal solution, it 
is a systematic, simple heuristic that produces realistic scaled devices.  
The selection of Ileak,max is a complex topic since every new technology provides a 
range of devices optimized for different power-delay points. For example, the 65nm 
technology described in [44] offers low power and high power devices, with each device 
having 3 different Vth variants. The International Technology Roadmap for 
Semiconductors (ITRS) [45], which maps out near-term and long-term goals for the 
semiconductor industry, describes three different devices with different power-delay 
trade-offs: high performance, low operating power (LOP), and low standby power 
(LSTP). The LOP and LSTP devices are optimized in a similar manner, though the LSTP 
device has more stringent leakage constraints. In this paper, a super-Vth scaling strategy 
similar to that of the LSTP device is used. The ITRS predictions rely on the introduction 
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of advanced technologies like high-κ gate stacks to meet stringent leakage constraints. 
Since we are studying the effects of current scaling trends (rather than projected scaling 
goals that require the introduction of advanced technologies), the leakage constraints may 
be relaxed slightly. A maximum leakage current of 100pA/µm is selected at the 90nm 
node and leakage is allowed to grow by 25% each generation. The supply voltage is 
reduced regularly at each generation to control dynamic energy, and the device is 
optimized for minimum delay under the leakage constraint. Table 3.1 shows values for 
the NFET model parameters generated for the 90nm through 32nm nodes using the 
scaling approach described in this section. Throughout this paper, the results in Table 3.1 
are referred to as the “super-Vth scaling strategy.”  
The intrinsic delay of a device may be quantified as τ=CgVdd/Ion where Cg is the 
gate capacitance including gate/drain-source overlap and Ion is the drain current at 
Vgs=Vds=Vdd. This metric, which has been shown to correlate well with CMOS gate delay 
[46], is shown for reference in Table 3.1.  
 
3.2 Implications of Super-Vth Scaling 
The device models from the previous section have been simulated in MEDICI, a 
two-dimensional device simulator. All simulations were conducted at a temperature of 
300ºK.  Temperature fluctuations are not considered in this work, though they do merit 
study since the expected lower operating temperature of sub-Vth circuits is tempered by 
an exponential temperature sensitivity. 
We begin with a focus on device characteristics and then look at gate-level 
characteristics. The current in a sub-Vth circuit may be described by the well-known weak 
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Technology Node (nm)  
Figure 3.2: NFET inverse sub-Vth slope and on-current to off-current ratio 
inversion current expression shown in Eq. 3.1 [47], where m is the subthreshold slope 






























WI 12μ         (3.1) 
The inverse subthreshold slope (SS), an excellent measure of channel control, may be 
expressed for short channel MOSFETs as [47]: 







































      (3.2b) 
where 
effdep NW /1∝ is the depletion width with effective channel doping, Neff. The value of 
SS which is theoretically limited to values larger than ~60mV/dec at T=300K, should be 
as small as possible to ensure the steepest sub-Vth characteristic. As shown in Eq. 3.2(b), 
the final exponential term forces SS to increase as Lpoly (and consequently Leff) reduces 
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Figure 3.3: NFET on-current 
relative to Tox and Wdep. Figure 3.2 shows the simulated SS for an NFET device at 
different technology nodes. Between the 90nm and 32nm nodes, SS degrades by 11%, 
which corresponds to a 60% reduction in the on-current to off-current ratio (Ion/Ioff) at 
Vdd=250mV. Ion is measured at Vgs=Vds=Vdd. Note in Table 3.1 that all devices have 
Vth>400mV, so Vdd=250mV is well within the sub-Vth regime. We will show later in this 
section that the dramatic reduction in Ion/Ioff leads to serious problems for noise margins 
and energy efficiency. 
Figure 3.3 highlights the behavior of Ion at both nominal Vdd (with values taken 
from Table 3.1) and Vdd=250mV. Under our leakage constrained scaling scenario, Ion 
reduces between technology generations in the super-Vth region. Note that the choice of 
leakage constraint (100pA plus 25% per generation) affects this outcome. A more 
aggressive technology, especially one leveraging strain in the channel, would likely 
achieve increased drain current with scaling.  However, in this study, we are concerned 
with low power devices. Note that the reduction in current is more dramatic for the 
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Figure 3.4: (a) Definition of SNM (b) Simulated SNM for a scaled inverter 
device measured in the sub-Vth region. This loss of drain current has important delay 
implications that will be discussed later in this section.  
Consider the static noise margins (SNM) of a CMOS inverter. The voltage 
transfer characteristic of a sub-Vth inverter is computed by equating drain current (Eq. 
3.1) through NFET and PFET devices, as shown in Eq. 3.3(a). Io,N and Io,P are the NFET 
and PFET currents at Vgs=Vth with Vds>>vT. Vin and Vout are the voltages at the input and 
output of the inverter. We can relate Vin and Vout using Eq. 3.3(b). We can further 
























































































































                        (3.3c) 
The important role of SS (through m) in determining the voltage transfer 
characteristic (and consequently SNM) is obvious, particularly in Eq. 3.3(c). In 
simulation, we define SNM at the points where the gain in the voltage transfer 
characteristic equals negative one, as shown in Figure 3.4(a).  We present SNM as the 
mean of SNMLOW and SNMHIGH. Figure 3.4(b) shows the simulated value of SNM for a 
CMOS inverter simulated at nominal Vdd (Table 3.1) and Vdd=250mV. The increase in SS 
with scaling results in SNM degradation of more than 10% between the 90nm and 32nm 
nodes. This is a serious concern for sub-Vth designers since absolute noise margins are 
already dramatically reduced compared to high voltage operation. It is particularly 
concerning for SRAM, where noise margins are paramount and a small Ion/Ioff in sub-Vth 
circuits already places tight limits on the maximum number of bits/line [72].  







=                       (3.4) 
where CL is the load capacitance and kd is a fitting parameter. Note that CL includes both 
gate capacitance (which is dependent on device dimensions) and junction capacitance 
(which is dependent on device dimensions and doping), both of which are captured by the 
simple device model presented in this work.   The sub-Vth delay may be found by 
substituting Eq. 3.1 into Eq. 3.4: 
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           (3.5) 
The Vds dependence of Ion (shown in Eq. 3.1) has been ignored since it is negligible for 
Vgs=Vdd >> vT. The delay expression is clearly dominated by an exponential dependence 
on Vdd, Vth, and m.  
The simulated delay of a CMOS inverter with FO1 loading is shown in Figure 3.5 
at nominal Vdd (Table 3.1) and at 250mV. As expected, the delay at nominal Vdd improves 
with Lpoly, though at a rate that is slower than the target of 30% per generation under 
generalized scaling (assuming 1/α=0.7). In contrast, the delay increases between the 
90nm and 45nm nodes at Vdd=250mV.  Due to the relaxed Ioff constraint imposed at 
advanced technology nodes (a 25% increase is allowed per generation), one might expect 
that delay would decrease with scaling (since Ion increases with Ioff).  However, SS 
degrades over the same region, dramatically reducing Ion and increasing delay.  Between 
the 45nm and 32nm nodes, the increase in Ioff begins to dominate any degradation in SS 
and causes a reduction in delay. A more stringent leakage constraint during device 
31 
 
optimization would yield a monotonic delay increase.  The important lesson is that sub-
Vth delay is exponentially sensitive to Vth and SS and only linearly sensitive to Lpoly. Even 
small changes to a super-Vth device to control leakage and short channel effects may 
result in large fluctuations in sub-Vth delay. It is likely that Vth and SS scaling, not Lpoly 
scaling, will control the performance of future sub-Vth circuits. Strict attention to Vth 
selection and SS control will be an important part of any technology optimized for sub-Vth 
use. 
In sub-Vth applications, Vdd is typically set at the energy optimal value, Vmin, so 
the scaling of delay at Vdd=Vmin is of interest. The value of Vmin was found in [23][24] to 
be proportional to SS. If we ignore the dependence of Vmin on the slope of the input 
waveform, then we can set Vdd=Vmin=KVmin·SS where KVmin is a parameter that depends 
only on the structure of the circuit (and not on scaling parameters) [23]. Using this new 
relation and by recognizing that SS=Vdd/log(Ion/Ioff), we can express Eq. 3.4 and Eq. 3.5 in 
terms of only scaling dependent parameters (Eq. 3.6). The simple expression in Eq. 3.6 
suggests that we can predict the scaling behavior of sub-Vth delay simply by 
understanding the scaling of CL, SS, and Ioff. We develop a similar expression for energy 




















min    (3.6) 
The energy of a single inverter driving an identical inverter can nominally be 
separated into two components: dynamic (Edyn) and leakage (Eleak). 















⋅⋅=⋅⋅= 2      (3.7b) 
The term α is the activity factor and all other terms are previously defined. If we again 
assume that operation only occurs at the energy optimal Vdd=Vmin, then we can simplify 
Eq. 3.7(a) and Eq. 3.7(b) as follows: 
( ) 22min SLSVLdyn SCSKCE ⋅∝⋅⋅⋅= α                (3.8a) 
( ) 22min min10 SLKdSVLleak SCkSKCE V ⋅∝⋅⋅⋅⋅= −           (3.8b) 
The only parameters that change as a result of device scaling are CL and SS. 
Equation 3.8 suggests the interesting result that dynamic energy and leakage energy in 
sub-Vth circuits have an identical dependence on scaling parameters and that the ratio 
Edyn/Eleak is insensitive to scaling when operating at Vdd=Vmin.  




























Technology Node (nm)  
Figure 3.6: Simulated energy/cycle and Vmin for a chain of 30 inverters with α=0.1 
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 Figure 3.7: SS as a function of gate length for a 45nm device 
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Figure 3.8: Energy and delay factors for a 45nm device 
The simulated energy consumed per cycle by a chain of 30 inverters with α=0.1 
and Vdd=Vmin is plotted in Figure 3.6. There is a substantial energy reduction as devices 
are scaled from the 90nm to the 32nm node. However, note that Vmin increases by 40mV 
for this simple circuit between the 90nm and 32nm nodes. Recall that Vmin is proportional 
to SS, so this trend is not surprising. It was shown in [17] that an increase in Vmin is 
generally not beneficial for energy efficiency. An increase in Vmin essentially equates to a 
dynamic energy (CLVdd2) penalty. Ideally, a scaled sub-Vth device should experience a 
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reduction in capacitance while maintaining Vmin. The factor CL·SS2, which is also plotted 
in Figure 3.6, matches very closely to the energy measurements, thus confirming the 
validity of Eq. 3.8. 
 
3.3 Redirecting Scaling for Sub-Vth Circuits 
It became clear in the last sub-section that the degradation of SS with device 
scaling will be problematic for robust, energy efficient sub-Vth operation. Moreover, the 
scaling of Lpoly to improve the delay characteristics of super-Vth devices is not relevant in 
sub-Vth circuits since delay is largely controlled by Vth and SS. Ideally, we would like a 
sub-Vth transistor with a very small SS to address noise margin and energy concerns. This 
device should be available in multiple well controlled thresholds in order to provide a 
wide range of performance points. In this section, the design of such a device is explored. 
The degradation of SS with scaling is driven by two related factors. The first factor 
has already been made clear: the ratio Leff/Tox reduces with each technology generation 
due to the slow scaling of Toz and worsens the Vth roll-off problem. This suggests that 
longer channel lengths should be used to accommodate the gate oxide. The second factor 
causing SS degradation, which was also covered in [41], is more subtle. To compensate 
for the Vth roll-off problem, the channel doping is effectively increased through 
aggressive use of halo doping. For long-channel devices, the halo doping is less critical 
and actually degrades SS. Therefore, to fully optimize SS with device scaling, it is not 
sufficient to simply lengthen Lpoly without considering the doping. Instead, Lpoly and 
doping must be optimized simultaneously. This notion is confirmed in Figure 3.7, which 
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Node 90nm 65nm 45nm 32nm 
Lpoly (nm) 95 75 60 45 
Tox (nm) 2.10 1.89 1.70 1.53 
Nsub (cm-3) 1.61e18 1.99e18 2.53e18 3.19e18 
Nhalo (cm-3) 2.02e18 2.73e18 2.93e18 4.89e18 
Nch,avg (cm-3) 2.01e18 2.45e18 2.93e18 3.55e18 
CL·SS2 (a.u.) 1 0.80 0.65 0.51 
CL·SS (a.u.) 1 0.80 0.65 0.50 
Table 3.2: NFET parameters under sub-Vth scaling 
 
shows SS for a 45nm device with a fixed doping profile and for a 45nm device with a 
doping profile optimized for each value of Lpoly.  
Increasing Lpoly and reducing doping improves SS at the cost of increased gate 
capacitance. The cost of this optimization can be quantified in terms of energy and delay. 
Equation 3.6 shows that sub-Vth delay is proportional to CL·SS/Ioff at Vdd=Vmin. Similarly, 
Eq. 3.8(a) and Eq. 3.8(b) show that energy in a sub-Vth circuit is proportional to CL·SS2. 
These expressions are useful since they are simple functions of device parameters and 
offer a quick estimation of energy and delay in a prospective technology. Figure 3.8 plots 
these energy and delay factors as functions of Lpoly for the optimized 45nm device 
originally highlighted in Figure 3.7. Both reach a minimum, suggesting that there is both 
a delay-optimal and energy-optimal Lpoly. Both minima occur at similar values of Lpoly.  
At the delay-optimal value of Lpoly (55nm), energy is only 0.1% greater than its minimum 
value.  At the energy-optimal value of Lpoly (60nm), delay is only 0.9% greater than its 
minimum value.  For simplicity, we select the energy minimal Lpoly for a negligible delay 
penalty. Note that delay typically degrades as ~1/Lpoly, but we are able to avoid this 
problem by also optimizing the doping. 
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Figure 3.9: NFET Lpoly and SS for sub-Vth and super-Vth scaling strategies 
    
Given the important role that SS plays in determining energy efficiency, 
performance, and noise margins, we propose a scaling strategy that reduces SS by 
targeting the energy optimal Lpoly at each technology node. The proposed strategy uses 
longer channel lengths that scale more slowly than the rate of 30% assumed in Section 2. 
As we will see, one consequence of this strategy is that SS remains approximately 
constant with device scaling. For this study, a constant Ioff of 100pA/µm is maintained 
across all device generations. Fixing Ioff yields a more predictable delay scaling 
characteristic and avoids the problems illustrated in Figure 3.5. Just as in super-Vth 
technologies, different performance levels can be targeted by offering multiple thresholds.  
Using a baseline 90nm device identical to the super-Vth 90nm device, Lpoly and 
doping have been optimized for minimum energy using Eq. 3.8(a) and Eq. 3.8(b). It is 
again assumed that Tox reduces by 10% and all other physical dimensions, excluding Lpoly, 
reduce by 30% each generation. The optimal Lpoly, Nsub, and Np,halo at each generation are 
found as described in this section. The resulting NFET device parameters are listed in 
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Table 3.2. Energy (Eq. 3.8) and delay (Eq. 3.6) factors are also listed in Table 3.2. Note 
that the delay factor simplifies to CL·SS since Ioff is constant with scaling. A similar set of 
values is derived for PFET devices. The energy optimal Lpoly for the PFET device is 
almost identical to that of the NFET, so the Lpoly values in Table 3.2 are used during 
PFET doping optimization. For the remainder of this section, the results in Table 3.2 will 
be called the “sub-Vth scaling strategy.” 
 
3.4 Evaluating the Modified Scaling Strategy 
The primary purpose of the revised scaling strategy is to maintain strong channel 
control, even at very small dimensions. Figure 3.9 shows how Lpoly and SS scale under the 
proposed scaling strategy and under the original super-Vth scaling strategy. Lpoly is larger 
than in the super-Vth scaling scheme and also scales at a slower rate (20-25% per 
generation) than the Lpoly in the super-Vth scaling scheme (30%). Note that SS stays very 
close to ~80mV/dec under our proposed strategy, varying by only 1.2mV/dec between 
the 90nm and 32nm nodes. As a result, SNM remains nearly constant as well (Figure 
3.10). At the 32nm node, the optimized sub-Vth scaling strategy yields an SNM that is 
19% larger than that observed under the super-Vth scaling strategy. 
Normalized FO1 inverter delay is plotted in Figure 3.11 for both scaling scenarios. 
Delay reduces by ~18% per generation under the proposed strategy. Recall from the 
previous discussion that the delay characteristic for the super-Vth scaling strategy is not 
monotonic due to the scaling of Vth and Ioff. It is therefore not fair to directly compare the 
delay scaling of the two strategies. However, it is clear that the sub-Vth scaling strategy 
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exerts much tighter control over Ioff and SS than the super-Vth strategy so the delay 
characteristic scales much more gracefully. 
Figure 3.12 shows the simulated energy and Vmin for a chain of 30 inverters under 
the conventional super-Vth scaling scheme and the proposed scheme. The proposed 
strategy consumes ~23% less energy than the super-Vth scaling strategy at the 32nm node 
(measured at Vmin), with Vmin changing by only 10mV between the 130nm and 32nm 
nodes. The relatively low Vmin (which previous work has shown to be a strong function of 
SS and leakage energy [23][24]) is responsible for this energy reduction. 
 
3.5 Stability of Scaled Sub-Vth SRAM 
Robust memory design is the most challenging task facing low voltage designers. 
Recent work has demonstrated dramatic improvements in low voltage operation 
[19][31][32][33][71][72], but concerns about density and robustness in the face of 
variability still remain. In this section, we focus on memory design deep in the sub-Vth 
regime (in this case, Vdd=250mV). Such designs typically target sensor mote applications 























Figure 3.11: Simulated delay for an 
inverter at Vdd=250mV under super-Vth 
and sub-Vth scaling 
 
     


























Figure 3.10: Simulated SNM for an 





where memory sizes on the order of several kilobits are sufficient. Though the minimum 
functional voltage of the traditional 6-transistor (6T) SRAM cell can be as high as 2/3 of 
the nominal supply voltage (0.8V in [48]), the 6T SRAM cell is used as a test vehicle in 
this work since it is the most widely adopted SRAM variant. Before looking at the 
scalability of sub-Vth SRAM, a simple variability model is described to supplement later 
observations.   
Process-induced Vth variation makes sub-Vth SRAM design extremely challenging. 
Due to the exponential dependence of subthreshold current (Eq. 3.1) on Vth, even small 
variations lead to large strength mismatches between the pull-up (M1 in Figure 3.13c), 
pull-down (M2), and pass transistors (M3). Random Vth variability due to random dopant 
fluctuations (RDF) is largely responsible for within-cell mismatch. Past work has shown 
that RDF-induced variation is a formidable problem in super-Vth circuits [49], and it has 
also been shown that the importance of RDF grows relative to other random Lpoly 





, 819.3σ   (3.9) 
The inverse relationship to the square root of gate area suggests that random variation 
will worsen with device scaling. To model RDF in MEDICI, the expected number of 
dopants in the channel is first calculated by integrating the continuous doping profile in 
the box with corners at the source/drain top and bottom edges and multiplying by the 
width of the device. A Poisson distribution is then used to create perturbations in the 
dopant count [50].  To map the discrete dopant count back to a continuous distribution, 
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 Vmin, super-Vth scaling
 
Figure 3.12: Simulated energy and Vmin under super-Vth scaling and sub-Vth scaling 
the entire doping profile is scaled by a constant. The model is shown in Figure 3.13(a) to 
agree well with the gate area dependence highlighted in Eq. 3.9.  
Rather than run computationally intense Monte Carlo simulations, we can skew 
the SRAM cell to a worst case corner. The read becomes unstable when the pull-down 
device becomes weak (i.e. M2 has a high Vth) and the pass transistor becomes strong (i.e. 
M3 has a low Vth). We can skew each transistor to equally probable corners to achieve a 
desired joint probability.   For example, we may skew the pull-down transistor to a point 
that is slower than 99.87% of all transistors (i.e., 3σ away from the mean, µ, on a normal 
distribution).  At the same time we would skew the pass transistor to a point that is faster 
than 99.87% of all transistors.  If we observe failure at this point, we conclude that failure 
may occur any time that the pull-down transistor is slower than the µ-3σ point or the pass 
transistor is faster than the µ+3σ point, giving a failure probability of 0.13% (3σ away 
from the mean on a normal distribution). Note that this is a conservative approach since 







































































1/sqrt(WgateLgate)   (a.u.)
Figure 3.13: (a) RDF Vth variability model in a 65nm device closely matches gate 
area dependence in Eq. 9. (b) Vth is approximately linear with dopant count (c) 
SRAM test circuit for measuring SNM and Iread/Ileak. Node voltages during hold 
and read conditions are also shown. 
 
away from the mean, while the observed failure occurred when both devices were skewed 
to 3σ corners.   
We can simplify our approach by making the following approximations: 1) that 
the dopant count distribution is approximately normal, and 2) that the dopant count maps 
linearly to a Vth. The first approximation allows us to use σ, 2σ, 3σ, etc. as meaningful 
metrics and the second approximation (which is shown to be reasonable in Figure 3.13b) 
allows us to say that the σ, 2σ, and 3σ points in the dopant distribution map directly to the 
σ, 2σ, and 3σ points in the Vth distribution. This model is used later in this section to 
approximately bound the characteristics of sub-Vth SRAM. A more accurate RDF model 
could be obtained by dividing the channel into cells with unique Poisson distributions 
[51] or by placing each dopant atom individually within the channel [52]. However, the 
simple model is useful since we only seek to identify the general characteristics that are 
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Figure 3.14: Simulated SNM in a 6T SRAM cell at Vdd=250mV under three 
different device optimization strategies: (1) sub-Vth optimized device, (2) 
unoptimized super-Vth device with minimum length, and (3) unoptimized 
super-Vth device with the same length as case (1). 
 
favorable in scaled sub-Vth devices rather than predict accurate estimates of variation in 
future sub-Vth SRAM. 
The nominal hold and read SNM of a 6T SRAM at Vdd=250mV are plotted in 
Figure 3.14 using the circuit and voltage settings shown in Figure 3.13(c).  The voltage 
transfer characteristic is captured and reflected to construct a butterfly curve, which is 
then used to extract the SNM.  For the unoptimized super-Vth device (called “super-Vth, 
short Lpoly”), the nominal read SNM goes as low as 10% of Vdd at the 32nm node. Note 
that the read SNM at the 32nm node is 64% larger for the sub-Vth device (called “sub-
Vth”) than for the super-Vth device. Recall from Eq. 3.3 that noise margins have a strong 
dependence on Ss, which is dramatically improved in the device optimized for sub-Vth 
operation. It is interesting to note that the discrepancy in SNM can be nearly eliminated 
by increasing the lengths in the super-Vth devices to match those of the sub-Vth devices 
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(called “super-Vth, long Lpoly” in Figure 3.14). However, the read/write delays will not be 
optimal since doping has not been re-optimized for the larger gate length. 
Figure 3.15 shows the probability of a read failure for a single cell at each 
technology node for each device type. The butterfly curve, which is used to extract SNM, 
is again constructed by simulating and reflecting the voltage transfer characteristic of the  
circuit in Figure 3.13(c).  A failing case has a read SNM below 6% of Vdd (15mV for 
Vdd=250mV). Failure is induced by progressively skewing the Vth of the pull-down 
transistor (M2) and the pass transistor (M3) such that the devices become weaker and 
stronger, respectively. The probability of the failing case is calculated based upon the 
individual probabilities of the pull-down and pass transistor Vth skew, as described in the 
previous discussion. Figure 3.15 also includes a 3σ failure probability line (~0.13% 
failure probability) for reference.  We focus on the 3σ point since 99.87% yield should be 
sufficient for small SRAM arrays in sensor applications with several kilobits and 
column/row redundancy. The unoptimized device with short Lpoly exceeds the 3σ failure 
probability at 90nm. The optimized device and the unoptimized device with long Lpoly 
exceed the 3σ failure probability at 65nm, suggesting that simple device optimizations 
may extend the lifetime of sub-Vth 6T SRAM by one technology generation. It is 
interesting to again note that increasing gate length is responsible for most of the 
improvement in noise margins and could be used as a near-term fix for subthreshold 
memories using conventional devices.  
44 
 


















 Super-Vth scaling, small Lpoly
 Super-Vth scaling, large Lpoly
 
Figure 3.15: Read failure probability for a single SRAM cell under different 
device optimization strategies at Vdd=250mV. Failure is defined as the point 
where the read SNM drops below 6% of Vdd (15mV). 
It is also interesting to consider the implications of Ion/Ioff reductions observed in 
Figure 3.2. At 32nm, this ratio may drop below 500 for a device operating at 250mV. 
This is particularly challenging when reading data out of an SRAM cell since it becomes 
very difficult to distinguish between read current and bitline leakage. The ratio of the 
read-current to pass-gate leakage current in a 6T SRAM cell is approximately 238,000 at 
Vdd=1V in the 90nm technology node.  Figure 3.16 shows this ratio is well below 1000 
for all device types at Vdd=250mV. This ratio is extremely important since it is 
proportional to the number of bits allowed on a single bitline. At 90nm and 32nm, the 
sub-Vth device has a 1.7X and 3.7X larger current ratio, respectively, than the super-Vth 
device. These numbers can be reduced to 1.17X and 1.28X by increasing the lengths of 





     

















 Super-Vth, short Lpoly
 Super-Vth, long Lpoly
 
Figure 3.16: Ratio of read-current to pass-transistor leakage in a 6T SRAM at 
Vdd=250mV under super-Vth scaling and sub-Vth scaling. Iread/Ileak is 
proportional to the maximum number of bits per bitline and is therefore 
closely tied to SRAM area. 
 
The data in this section suggest that the future is quite grim for scaled sub-Vth 
memories. Significant help can be offered at advanced technology nodes by the gate 
length and doping optimizations studied in this work. Radical device redesign may be 
required for large SRAM arrays. High-κ gate dielectrics will help improve channel 
control (and subsequently noise margins, delay, and energy). Multi-gate devices with 
lightly doped bodies will offer superior channel control and will eliminate RDF [17]. In 
the near term, however, designers need to focus on variability-aware circuit design 
techniques in combination with simple device modifications. 
 
3.6 Conclusion 
 In this chapter the implications of device scaling on subthreshold operation were 
discussed in detail.  In particular, this work demonstrated that the slow scaling of gate 
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oxide leads to 60% Ion/Ioff degradation in the subthreshold regime.  MEDICI simulations 
of simple circuits were used to illustrate the energy, performance, and robustness 
characteristics of scaled subthreshold devices.  An alternative scaling strategy that uses 
larger gate lengths and reduced doping was proposed to achieve an improved inverse 
subthreshold slope.  The proposed strategy maintains an SS~80 mV/dec down to the 32nm 
node and offers a robust energy efficient alternative to conventional devices.  A study of 
scaled subthreshold 6T SRAM suggested that read noise margins will be dangerously 
small due to variability at the 90nm node, but simple device modifications can push the 
problem out to the 65nm node.  It is likely that new device geometries will be important 
for the aggressive scaling of subthreshold circuits, but the simple modifications described 










The Subliminal Processor 
 
 A number of daunting challenges remain for subthreshold circuits. The most 
important concern is variability. Exponential sensitivities to Vdd, Vth, and temperature 
make even small variations problematic. Performance is also considerably degraded at 
low voltage since nodes are charged and discharged by weak inversion currents. The 
speeds of subthreshold digital circuits have typically been reported in the kHz and low 
MHz ranges [27][28]. To guarantee widespread adoption of subthreshold design, it will 
be necessary to address both of these issues. 
In this chapter, the subthreshold design space is explored further with a particular 
emphasis on addressing the variability and performance problems at low voltage. Section 
4.1 describes an 8-bit processor called Subliminal that has been fabricated in a 0.13µm 
technology [22]. The architecture is described in detail with emphasis placed on 
accommodations made for energy efficiency. Measurements show that the processor is 
functional below 200mV and that the total energy consumption is only 3.5pJ/instruction 
at Vdd=350mV. With the application of a reverse body bias, the power consumption goes 
as low as 11nW. 
Section 4.2 describes a body biasing strategy that takes advantage of the unique 
sensitivities of subthreshold operation. The body bias sensitivities of subthreshold circuits 
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are contrasted with those of super-threshold circuits (Vdd>Vth). Measurements of the 
Subliminal Processor show that robustness at low voltages can be improved dramatically 
with the application of a body bias and that performance fluctuations induced by process 
and temperature variability can be eliminated with minimal energy penalties. 
Finally, Section 4.3 explores techniques for improving performance in the 
Subliminal Processor. Body biasing and voltage scaling are first compared for improving 
performance globally. Sizing techniques for improving performance locally are then 
discussed in detail. At low voltages, gate length sizing can give an exponential increase in 
drain current due to reverse short channel effects (RSCE). Test-chip measurements show 
that gate length sizing is superior to gate width sizing for improving performance along 
timing critical paths. 
 
4.1 Design Overview 
In this section we describe the architecture of an ultra-low energy subthreshold 
processor designed for sensor applications. We discuss circuit and physical 
implementation details as well as energy and frequency measurements.  
 
4.1.1 Architecture 
While our energy efficiency improvements are primarily derived from aggressive 
voltage scaling, architectural decisions can have a dramatic impact on the energy 
efficiency of a system. We have accordingly adopted a simple processor architecture but 
have made a number of additions to enhance energy efficiency. A system-level diagram 
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Figure 4.1: (a) System-level diagram of the 8-bit subthreshold processor (b) 
CPU implementation details 
of the processor and CPU, which addresses a 1.5kbit instruction memory and a 1kb data 
memory, is shown in Figure 4.1(a) [22][53]. 
To minimize both decoding complexity and memory footprint, we choose a RISC-
style architecture with an instruction width of only 12 bits. As we will see in subsequent 
sections, the memory energy demands can dominate the total energy consumption of the 
system, so these decisions are extremely important. To further reduce the energy 
consumption of the memories, we divide both data and instruction memories into pages 
of 16 words each. A special instruction pre-decodes the upper bits of the memory address 
(iPage and dPage in Figure 4.1(a)) and allows single cycle access to the contents of the 
specified page. Significant energy is saved when accessing multiple words within a page. 
The CPU, shown in Figure 4.1(b), is a 3-stage pipeline with 8-bit data width. A 
highly pipelined design ensures that the majority of the logic is active throughout the 
clock cycle, thus minimizing time spent idly leaking. However, pipelining also requires 
additional sequential elements, which can be energy hungry. A 3-stage pipeline is 
attractive since it balances these competing trends [53]. We choose an 8-bit data width 
since the upper bits in a 16-bit or 32-bit processor would be idle for much of the 
computation in simple sensor applications, leading to an unnecessary leakage overhead. 
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Simple “taken” branch speculation has been implemented to reduce branch-related 
stalling in the CPU. A small 4-entry prefetch buffer helps facilitate this branch prediction. 
 
4.1.2 Implementation 
The 8-bit processor was implemented using a conventional digital synthesis and 
place-and-route design flow. All circuits were designed with the goal of maximizing 
robustness at low voltage. For example, the synthesis library included a limited subset of 
CMOS gates with a maximum fan-in of two. Gates with large fan-ins have been shown in 
previous work to have reduced noise margins at low voltage [17][54][65]. The instruction 
memory, data memory, and register file were implemented using a robust latch-based 
memory with a mux-based read-out structure [65]. While this memory structure is large 
and energy inefficient, it helps us to reliably explore the low voltage domain. Recently, 
several authors have proposed more compact low voltage memories that are promising 
for future subthreshold development [19][31][32][33][71][72]. 
The topic of physical design in low voltage circuits has been overlooked in previous 
work. However, it is important to observe that interconnect RC delay (~0.38·Rwire·Cwire) is 
only a function of materials and circuit geometry and does not scale with Vdd. 
Subthreshold current, on the other hand, is exponentially related to Vdd. Consequently, 
wire resistance (and wire RC delay) becomes insignificant compared to device resistance 
at low voltage. Figure 4.2 shows the effective resistance of an NFET device as a function 
of Vdd. The resistances of 100µm minimum width wires of various materials have been 
included for reference. At Vdd=300mV, the device resistance is >10,000 times greater 
than that of a 100µm wire in the first metal layer. 
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Poly 0.12µm 
Metal 1 0.16µm 
 
Figure 4.2: Effective NFET resistance as a function of Vdd. The resistances of 
wires of several alternative materials are included for reference (with 100µm 
length and widths from inset). 
 
The reduced importance of RC delay has several important implications. Minimum 
width wires can be used for any interconnect with no penalty. We have leveraged this in 
our design by using minimum width metal for clock and power routing. This opens 
considerable routing area and reduces energy consumption in our clock distribution 
network. Interestingly, Figure 4.2 suggests that density could be further improved by 
shifting some of the routing to the poly and diffusion layers. In addition to thinner wire 
routes, the reduced importance of RC delay permits the use of a much simplified clock 
distribution network. The large capacitance of the clock network can be treated as a grid 
driven by a single level of clock drivers. This reduces design complexity and also 
minimizes skew induced by process, voltage and temperature variations, which can be 

















Figure 4.3: The 8-bit subthreshold processor was fabricated in a 0.13µm 
technology. Three CPU variants are shown. 
 We have fabricated the proposed processor in a 0.13µm technology with 
Vth~400mV at Vds=50mV. The die photo for three processor variants is shown in Figure 
4.3. Proc A uses minimum gate sizes while Proc B and Proc C use different sizing 




4.1.3. Energy and Frequency Measurements 
Energy and maximum operating frequency measurements for the processor with 
minimum gate sizes (Proc A) are shown for a typical die in Figure 4.4. Both were 
measured for a simple arithmetic program that tests a wide range of instructions. The 
average current demand for the CPU and memories was measured over many program 
iterations using a high-precision electrometer. As predicted by [23][24], energy reaches a 
minimum due to increased leakage energy at low Vdd. The processor achieves a minimum 
of 3.5pJ/inst at Vdd=350mV with a frequency of 354kHz. The core (without memories, 
register file or prefetch buffer) reaches a minimum of 515fJ/inst at Vdd=290mV. The data 
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Figure 4.4: Frequency and energy measurements for a typical die as 
functions of Vdd
memory, instruction memory, prefetch buffer and register file consume >70% of the total 
energy, which is not surprising given that they are the most area intensive circuits. The 
processor remains functional down to ~210mV without a body bias but can function well 
below 200mV with the proper body bias (to be discussed in the next section). 
 
In power-limited applications, such as those that scavenge ambient energy [55], a 
reverse body bias may be applied to minimize power consumption (as opposed to energy 
consumption). Under a reverse bias of 300mV, the processor draws 11nW at Vdd=160mV 
with a maximum frequency of 710 Hz. The core alone draws only 735pW. We focus on 
energy minimization for the remainder of this paper since it is more relevant for battery-






4.2 Body Biasing for Variability Control 
Process variability has the potential to be a crippling problem in subthreshold 
circuits. Even at the 0.13µm technology node, simulations show that 3σ/µ current 
variation for an NFET can be >200% [18]. In this section, we explore the use of body 
biasing in our subthreshold processor to combat global process and temperature 
variability. 
 
4.2.1 Body biasing in subthreshold circuits 
Variation is typically classified as random within-die, correlated within-die, or die-
to-die. Random within-die variations in Vth and gate length are becoming particularly 
problematic in scaled devices [56]. Random Vth variations induced by random dopant 
fluctuations (RDF) were shown in [18] to be the dominant source of delay variability for 
subthreshold circuits simulated in a 0.13µm technology due to the exponential 
dependence of subthreshold current on Vth. Mismatch induced by RDF is also a 
significant threat to SRAM robustness [29]. This problem will only be exacerbated with 
device scaling to 65nm and beyond because of the gate area dependence of RDF [56]. 
The use of increased gate sizes has been shown to be an effective technique for reducing 
the effects of RDF for both logic [18] and SRAM [29]. Increasing the number of logic 
stages between sequential elements can also help reduce delay variations [18]. The focus 
of this work is addressing correlated within-die and die-to-die variations, but random 
within-die variations will require further attention in the near future. 
Given the small size of our subthreshold processor, we group correlated within-die 
and die-to-die variations together under the name global variation. Global variations can 
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be either static process variations (e.g., Vth, gate length, gate oxide thickness) or temporal 
variations (e.g., temperature, Vdd) [56]. Subthreshold operation is dominated by an 
exponential dependence on Vth, so global variations in Vth due to doping fluctuations or 
those induced by gate length and gate oxide thickness variations are especially 
concerning. Temperature-induced Vth variations, which typically change over time, are 
similarly problematic. These variations lead to exponential variations in current, which 
lead to large fluctuations in both energy and delay. Global mismatch between Vth,NFET and 
Vth,PFET can lead to robustness problems as well. In the remainder of this section, we 
discuss the use of body biasing to address global Vth variations. Other sources of global 
variation (e.g., Vdd variation or SS variation induced by gate oxide thickness variation) are 
important, especially as we scale to smaller device dimensions, but we focus in this work 
on first addressing Vth variations. 
Body biasing, which effectively skews Vth, has been proposed for global Vth 
compensation in the past. The authors of [57] designed a multiply-accumulate unit that 
used adaptive supply voltage and body bias to minimize power in super-threshold circuits. 
Body biasing is a particularly effective technique in the subthreshold regime due to the 
exponential dependence of subthreshold current on body bias. The use of body biasing in 
subthreshold circuits was briefly explored in [25], but little attention was given to how 
the body bias should be selected and only limited measurements were presented. The 
authors of [58] showed that correct operation can be achieved with Vdd as low as 100mV 
by tuning body biases to match PFET and NFET leakages. In this work, we extend these 
early studies to develop a comprehensive body biasing strategy that accounts for the 
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Figure 4.5: (a) The simulated ratio of NFET on-current (Ion,NFET) to PFET on-
current (Ion,PFET) at two voltages (b) The simulated high static noise margins 
(SNM) at two voltages for an inverter with WPFET=2·WNFET. 
 
unique sensitivities of subthreshold circuits. We also present detailed measurements of 20 
measured dies to confirm the observed trends. 
 Throughout this section, we refer to two terms relevant to body biasing: offset and 
differential. The differential (Vdiff) is the relative difference between the PFET and NFET 
body biases (i.e., Vdiff=(Vdd-Vb,PFET)-Vb,NFET), which may be tuned to skew the relative 
strengths of PFET and NFET devices, as shown in Figure 4.5(a) for two different supply 
voltages. We have chosen Vdd=300mV as a representative subthreshold voltage since it 
lies close to the minimum energy Vdd for our processor. As expected, the sensitivity to 
Vdiff is particularly high at Vdd=300mV due to the exponential dependence of current on 
body bias. Balanced static noise margins (SNM) depend on matching between PFET and 
NFET strengths, so we can use Vdiff to compensate for global Vth skew between PFET and 
NFET devices and maximize noise margins. Figure 4.5(b) shows the high static noise 
margins in a CMOS inverter with WPFET=2·WNFET at Vdd=300mV and Vdd=1.2V. At 
Vdd=300mV, the high and low noise margins are balanced at Vdiff=70mV.  
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The offset (Voff) is the shift in both the PFET and NFET biases relative to the 
ground voltage (i.e., Voff=Vb,NFET). A positive offset indicates a forward body bias (which 
reduces Vth) while a negative offset indicates a reverse body bias (which increases Vth). 
As shown in Figure 4.6 for an NFET, Vth changes with Voff at a rate of 170mV/V. Given 
this body bias sensitivity, a bias generation resolution of 5mV (which is assumed in later 
measurements) gives Vth resolution of <1mV.  Figure 4.6 also shows how NFET on-
current (Ion) changes with Voff at two different supply voltages. The increase in Ion with 
Voff is far more dramatic at subthreshold voltages (300mV) than at super-threshold 
voltages (1.2V).  
It was shown in [23][24] that energy is independent of Vth as long as the circuit 
remains in the subthreshold regime. However, these derivations represent PFET and 
NFET devices with a single composite current expression, so they do not capture the 
energy dependence on Vth mismatch between NFET and PFET devices. Dynamic energy 
(C·Vdd2) is independent of PFET/NFET matching, but leakage energy can be separated 
into PFET-dependent and NFET-dependent components. Consider the leakage energy for 
a chain of identical inverters, where Ioff,total is the total leakage current, ttotal is the delay of 
the inverter chain, Ioff,N and Ioff,P are the cumulative leakages through NFET and PFET 
stacks, tp,N and tp,P are the cumulative delays through NFET and PFET stacks, and k is a 
term accounting for delay degradation due to input slew: 
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58 
 































 Vth at Vds=300mV
       body bias 
coefficient of 0.17
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Figure 4.6: Simulated NFET Vth and Ion as functions of Voff
If we make the simplification that the NFET and PFET subthreshold slope factors are 
identical (i.e., mp=mn=m), then we can rearrange the leakage expression to highlight the 





































































We ultimately arrive at the conclusion that the NFET and PFET off-currents 
should be equal for minimum energy, which is the same condition that gives us balanced 
noise margins. For confirmation we simulate a chain of 30 identical inverters switching 
with an activity rate of 0.2 at Vdd=300mV. Inverter chains have been used extensively in 
previous work to explore the basic sensitivities of subthreshold circuits [23][24] and have 
proven to be good indicators of the trends observed in more complex circuits. Figure 
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4.7(a) shows that the energy consumed per cycle (the time it takes to propagate a single 
switching operation) for the inverter chain is minimized at Vdiff=150mV, which matches 
well with the Vdiff value that balances high and low noise margins (70mV). This 
simplifies bias generation since we need only match the leakage through PFET and 
NFET current monitors [58] to achieve both minimum energy and maximum noise 
margins.  
While PFET/NFET mismatch is not captured by the formulas in [23][24], they do 
suggest that energy is not affected if both PFET and NFET threshold voltages are shifted 
in the same direction. To test this theory within the context of body biasing, we again 
simulate a chain of 30 inverters with a switching activity of 0.2 at Vdd=300mV over a 
range of Voff values. Figure 4.7(b) shows the energy consumed per cycle and the delay of 
the inverter chain. With a negative Voff (a reverse body bias), energy actually decreases. 
This seems to contradict the conclusion in [23][24] that energy does not depend on Vth in 
the subthreshold regime, but we make the added observation that inverse subthreshold 
slope, SS, depends on the body bias.  When a reverse body bias is applied, the depletion 
capacitance, Cd, reduces and yields improved SS (Equation 4.5). Leakage energy, which is 












vmvS 13.23.2              EQ. 4.5 
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For positive Voff (a forward body bias), the delay of the inverter chain decreases 
quickly, but the performance improvement comes with a large energy penalty. The 
observed increase in energy is partially a result of degraded SS at forward body biases (as 
predicted by Equation 4.5). Additionally, Vth reduces with a forward body bias and 
pushes the inverter chain into the near-threshold and super-threshold regimes. Outside of 
the subthreshold regime, the insensitivity of energy to Vth no longer holds [23][24].  
Given the observed sensitivity of subthreshold circuits to Vdiff and Voff, an 
effective body biasing strategy is clear. Vdiff should first be tuned to achieve maximum 
noise margins and minimum energy. Voff can then be used to target a desired performance 
with only minimal energy consequences.  
 
4.2.2 Body Bias Measurements 
The processor described in Section II has been tested to verify our proposed body 
biasing strategy. Body biases were routed as normal signal nets using minimum width 
wires. External Vdd, body bias and clock generation were used (Figure 4.1) to enable a 





















































Figure 4.7: (a) Simulated energy consumption for a chain of 30 inverters at 
Vdd=300mV as a function of Vdiff (b) Simulated energy and delay for the same 
inverter chain as functions of Voff
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Figure 4.8: (a) Energy and Vdd,limit as functions of Vdiff for a typical die 
 (b) Vdd,limit distribution for 20 dies with and without body biasing. The mean Vdd,limit 
reduces from 221mV to 168mV, a 24% improvement 
fine-grained exploration of the energy-delay space. In this work, we quantify the energy 
and delay benefits of body biasing without considering the costs of Vdd and body bias 
regulation. Past work has explored the efficient generation and regulation of both Vdd [59] 
and body bias [25][58].  
We first verify the observation that Vdiff can be used to match PFET and NFET 
devices to maximize noise margins. Since noise margins are not readily measured for a 
processor, we use the minimum functional voltage, Vdd,limit, as a measure of robustness. 
The value of Vdd,limit is extremely sensitive to PFET/NFET matching and is therefore a 
useful robustness metric [60]. Figure 4.8(a) shows that Vdd,limit can be minimized (and 
noise margins can be maximized) by tuning Vdiff. The energy consumption for the core 
(without memories, register file or prefetch buffer) at Vdd=300mV is shown for the same 
processor in Figure 4.8(a). Energy consumption and Vdd,limit are minimized at nearly the 
same value of Vdiff, thus confirming our simulation-based observations. By selecting the 
optimal value of Vdiff for each of 20 measured dies (mean of 150mV across 20 dies), we 
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find that the mean value of Vdd,limit reduces by 24% as compared to the case with zero 
body bias, as shown in Figure 4.8(b).  
Figure 4.9 confirms for a typical die at Vdd=300mV that the tuning of Voff may be 
used to achieve an excellent energy-delay trade-off. Between Voff values of -400mV and -
100mV, delay improves by 3.6X while energy varies by only 1%. Figure 4.9 also shows 
that the energy-delay trade-off begins to degrade with a forward body bias (Voff>0), 
which is consistent with simulation-based observations in the previous sub-section. 
With proper selection of Vdiff and Voff we can align all dies to a desired performance 
with limited energy penalties while also maintaining maximum noise margins. To 
demonstrate this, we measure the processor under four different scenarios. In Case 1, 
body biases are tied to the appropriate Vdd and Vss rails (zero body bias). In Cases 2-4, the 
energy-optimal value of Vdiff is applied, and Voff is chosen with 5mV resolution to meet 
frequency constraints of 66kHz (worst case frequency in Case 1), 100kHz, and 160kHz. 
The energy and frequency spreads for each of these cases are shown for 20 dies measured 
at Vdd=300mV in Figure 4.10. The inset table in Figure 4.10 summarizes the data from 
Cases 1 through 4 when all dies run exactly at the target frequency (66, 100 or 160kHz). 
A comparison of Cases 1 and 2 in the table shows that mean energy is reduced by ~10% 
with frequency fixed at 66kHz. Additionally, a comparison of Cases 1 and 4 shows that a 
2.4X increase in frequency can be achieved while also achieving a 5% mean energy 
improvement. This excellent energy-delay trade-off makes body biasing extremely 
attractive for adaptive subthreshold systems. 
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Figure 4.9: Energy and frequency as functions of body bias offset for a typical die 
















 Zero body bias
 Body bias, ftarget=66 kHz
 Body bias, ftarget=100 kHz
 Body bias, ftarget=160 kHz
  + symbols represent mean values
 
 Frequency (kHz) µenergy (fJ) σenergy (fJ) 
Case 1: Zero body bias 66 588 22 
Case 2: Variable body bias 66 528 14 
Case 3: Variable body bias 100 538 17 
Case 4: Variable body bias 160 559 20 
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Figure 4.11: Temperature sensitivity of energy and frequency for a typical die at 
Vdd=300mV 
 
The favorable energy-delay trade-off achieved using body biasing can be extended 
to compensate for temperature variations. Temperature compensation has been 
demonstrated in the past for subthreshold circuits using simple temperature sensitive bias 
generation [25]. Figure 4.11 shows the temperature dependence of energy and 
performance for a typical die at Vdd=300mV. Without body biasing, the frequency of the 
chip increases by ~10X between T=0C and T=80C. For a fixed value of Vdiff, Voff can be 
tuned to maintain a constant frequency as shown in Figure 4.11. For this particular die, 
Voff changes by 620mV between T=0C and T=80C to maintain constant performance. 
 
4.3 Improving Performance 
On-currents in the subthreshold regime can be >5 orders of magnitude lower than 
super-threshold on-currents, so reduced performance is inevitable. Performance is only a 
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secondary concern in sensor network processing, but improved performance is necessary 
to make subthreshold operation viable in the embedded and high performance application 
spaces. In this section, we begin by comparing voltage scaling and body biasing for 
improving performance globally. We also look at the use of gate length sizing to achieve 
local performance improvements 
 
4.3.1. Improving Global Performance 
At the block level, body biasing and voltage scaling can both be used to achieve 
exponential improvements in performance. We are interested in determining which 
technique gives the better energy-delay trade-off for subthreshold circuits. To do so, it is 
necessary to understand the energy implications of body biasing and voltage scaling. 
Consider a simple chain of inverters operating at a subthreshold voltage, Vdd,init, with zero 
body bias. A wide range of target frequencies can be achieved by changing Vdd,init or by 
changing Voff. The energy consumption of the inverter chain may be modeled as the sum 
of dynamic energy and leakage energy, where α is the switching activity, t is the 
maximum delay, and all other quantities are as defined previously: 
ddoffddleakdyntotal VtIVCEEE ⋅⋅+⋅⋅=+= α
2       EQ. 4.7 
The relative energy efficiencies of Vdd scaling and body biasing are strong functions of α. 
To illustrate this, we consider limiting behavior. In the case of very high switching 
activity, dynamic energy is dominant (Edyn>>Eleak): 
α⋅⋅=≈ 2dddyntotal VCEE         EQ. 4.8 
In this limit, energy has a quadratic dependence on Vdd and is, to first order, independent 
of Voff. For low target frequencies, we should reduce Vdd or apply a reverse body bias 
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(Voff<0). A reduction in Vdd will yield quadratic energy reductions, while the application 
of a reverse bias will have no effect on energy. Voltage scaling is therefore more energy 
efficient for low target performance. Conversely, energy increases quadratically with Vdd 
so body biasing is more energy efficient when the target frequency is high.  
























⋅=≈           EQ. 4.9 
For Vdd>m·vT in the subthreshold and near-threshold regions, leakage energy per cycle 
increases as Vdd decreases [23][24]. Energy therefore increases when Vdd is reduced to 
meet low frequency targets but reduces when Vdd is increased to meet high target 
frequencies. Due to the m dependence of leakage energy, energy reduces with the 
application of a reverse body bias and increases with the application of a forward body 
bias. In this case, Vdd scaling is more energy efficient for high target frequencies while 
body biasing is more energy efficient for low target frequencies. Note that our 
observations are only valid for subthreshold circuits. Outside of the subthreshold region, 
delay is no longer exponentially dependent on Vdd and Vth, and the energy-performance 
trade-offs change dramatically.  
Neither of the two limits considered reflects actual circuit behavior since dynamic 
energy and leakage energy are comparable in a typical subthreshold circuit [23]. For a 
more realistic comparison of voltage scaling and body biasing, we simulate a chain of 30 
inverters with switching activities of 0.05, 0.2, and 1. We select a nominal Vdd of 300mV. 
































































α=1 α=0.2 α=0.05 
Figure 4.12: Simulated energy and frequency for an inverter chain subjected to 
voltage scaling and body biasing. Data is plotted for switching activities of 1, 0.2, 
and 0.05. 
we sweep Voff from -500mV to 500mV. The data in Figure 4.12 for switching activities of 
1 and 0.05 confirm our previous observations about the high activity and low activity 
limits, respectively. Figure 4.12(b) shows the energy characteristic for a more realistic 
switching activity of 0.2. In this scenario, body biasing and voltage scaling give similar 
energy-performance trade-offs for much of the performance range, suggesting that either 
body biasing or voltage scaling could be used for minimum energy in a typical circuit. 
Body biasing may be a more attractive option in this case since the low current demands 
of the body node simplify bias generation as compared to supply voltage regulation. 
 
4.3.2. Global Performance Measurements 
 To verify the trends observed in the previous sub-section, we measure the energy 
and performance of the core (without memories, register file or prefetch buffer) over a 
range of supply voltages and body biases. To evaluate Vdd scaling, we fix the body biases 
at zero and sweep Vdd from 260mV to 380mV. To evaluate body biasing, we fix Vdiff at 
the energy-optimal value and sweep Voff from -400mV to 150mV to tune performance. In 
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Figure 4.13: A comparison of energy and frequency measurements for variable 
body bias and variable Vdd systems 
penalties for these regulators have not been included, though we note that the body node 
draws very little current, so the body bias is generally simpler to regulate than Vdd. Figure 
4.13 shows the resulting energy consumption over a frequency range of 30kHz to 300kHz. 
The characteristic is similar to that of Figure 4.12(b), but we find that body biasing is 
more energy efficient over the entire frequency range. The observed energy improvement 
is due to the PFET/NFET matching achieved through tuning of Vdiff.  The ability to 
achieve PFET/NFET matching as well as a favorable energy-performance trade-off 
makes body biasing an attractive alternative to voltage scaling in subthreshold circuits 
with tight performance requirements. 
 
 
4.3.3. Subthreshold Sizing Strategies 
Techniques for improving performance along timing-critical paths are also 
important for subthreshold circuits. Gate width sizing is typically used to speed up critical 
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paths in super-threshold circuits, but recent work has shown that gate length sizing can be 
used to improve drive strength in subthreshold circuits due to reverse short channel 
effects (RSCE) [61]. Halo doping increases the effective doping at short channel lengths 
to help combat drain induced barrier lowering (DIBL) [62]. However, since DIBL is 
much reduced at low Vdd, the halo doping overcompensates and increases the Vth. Drain 
current can therefore be increased significantly in subthreshold and near-threshold 
circuits (0.65V and below in the target process) with a small increase in gate length. The 
simulated on-current of an NFET device at Vgs=250mV and Vds=250mV is shown as a 
function of total device capacitance (gate capacitance plus drain capacitance) for both 
increased gate width and increased gate length in Figure 4.14. The current-capacitance 
trade-off is far more attractive when increasing gate length than when increasing gate 
width. This discrepancy is largely due to RSCE, but capacitance also increases more 
slowly with gate length than with gate width. Gate oxide capacitance depends identically 
on gate width and gate length, but overlap and junction capacitance are independent of 
gate length. The effectiveness of gate length sizing eventually saturates, suggesting that 
gate width sizing should be used after the benefits of gate length sizing have been 
exhausted. Note that the results shown are highly technology dependent, so performance 
gains will vary from process to process.  
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Figure 4.14: Simulated on-current for an NFET as a function of total device 
capacitance. The trade-off is shown for both gate width and gate length sizing.  
 
4.3.4. Subthreshold Sizing Measurements 
To explore gate sizing further, we designed three variants of the processor described 
in Section II. The first variant (Proc A in Figure 4.3) uses minimum gate sizes in the core. 
The second variant achieves reduced delay along critical paths using a conventional 
standard cell library with increased gate widths (Proc B). The third variant achieves 
reduced delay along critical paths using a custom standard cell library with both 
increased gate length and increased gate width (Proc C).  
Both standard cell libraries were limited to a small set of inverters, 2-input NAND 
gates, 2-input NOR gates, and flip-flops. The drive strengths in the custom standard cell 
library used in Proc C were tuned to match those of the conventional standard cell library 
used in Proc B (i.e., X1, X2, X4 cell strengths drive the same current in both libraries). 














 Proc A: Minimum Gate Sizes
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Figure 4.15: Energy and frequency for three sizing strategies for Vdd=280-
400mV 
The core gates sizes were optimized separately for Proc B and Proc C with energy 
as the objective according to the technique proposed in [63]. It was shown in [63] that the 
energy of a subthreshold circuit can be reduced by increasing gate sizes along critical 
paths due to the timing dependence of leakage energy. Proc B and Proc C were therefore 
designed with different frequency and energy targets that were determined by the 
characteristics of the standard cell library available during gate sizing. After sizing, Proc 
B and Proc C had total transistor gate areas that were 98% and 24% larger than the gate 
area in Proc A, respectively. 
Figure 4.15 compares the energy-delay trade-off for the three different sizing 
strategies for Vdd=280mV to Vdd=400mV. We find that energy does not improve in Proc 
B and Proc C relative to Proc A, which is contrary to the conclusions in [63]. In [63], it 
was shown that the cost of reducing energy rises quickly after the gates along the first 
few critical paths have been sized up. Further sizing after initial energy gains leads to a 
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considerable area penalty and potentially an energy penalty if standard cell energy 
characterization models do not match post-silicon performance. It is likely that the 
unexpectedly high energy consumption in Proc B and Proc C was caused by this effect. 
Though the comparison between Proc B/C and Proc A revealed that the larger gate 
sizes increase energy consumption, we can still draw valuable conclusions about the 
effectiveness of gate length sizing by comparing the energy and performance of Proc C to 
that of Proc B. At Vdd=300mV, Proc B and Proc C are 22% and 85% faster than Proc A, 
respectively. Furthermore, Proc C is both faster and more energy efficient than Proc B 
over the Vdd range shown, confirming the superiority of gate length sizing over gate width 
sizing. For target frequencies above 200 kHz, the energy consumption of Proc A is 
comparable to that of Proc B, suggesting that the performance gained from gate length 
sizing could be alternatively achieved by increasing Vdd by 20-30mV. 
 
4.4 Conclusion 
The measurements of the Subliminal Processor presented in this chapter provided 
valuable insights about subthreshold operation.  It was shown that energy optimality was 
achieved in the subthreshold region, thus confirming simulated results presented in 
[23][24].  Two of the remaining challenges for low voltage operation, increased 
variability and reduced performance, were also explored.  Though the Subliminal 
Processor was a good initial demonstration of subthreshold operation, standby power 
minimization was not addressed.  In the next chapter, the importance of standby power in 
cubic-millimeter computers is underscored and a new processor with an ultra-low power 







The Phoenix Processor 
 
Recent work [22][25][28][64][65], including this work, has shown that aggressive 
supply voltage scaling into the subthreshold regime yields dramatic active mode energy 
reductions in digital circuits.  As active energy reduces, standby energy becomes a 
problem that can no longer be ignored.  Consider a 1mm3 computing system that wakes 
up once every 10 minutes to measure temperature and run simple data analysis routines.  
During an active period, this system may remain awake for 100ms to run the required 
routine and then return to standby for another 10 minutes.  Using the active power 
(789nW) and standby power (153nW) measurements for the Subliminal Processor with 
zero body bias at Vmin=350mV, the total energy consumed during a 10 minute standby 
period is 92µJ while active energy only accounts for 79nJ (a standby to active energy 
ratio >1000).  Though the Subliminal Processor has a simple standby mode that includes 
only clock gating (and does not include other effective techniques like power gating), this 
example clearly underscores the importance of power consumption in standby mode. 
In this chapter, a new test-chip, called the Phoenix Processor, is discussed.  The 
Phoenix Processor addresses the increased importance of standby power in low voltage 
systems.  In addition to a Subliminal-like processor, Phoenix includes special low leakage 
SRAM, power management, watchdog timers, and a temperature sensor.  Phoenix was 
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designed for use in 1mm3 computing with particular attention to standby mode power 
management.  Phoenix was fabricated in an area of 915x915µm2 in a 0.18µm process, 
and measurements show that the full system consumes only 35.4pW in sleep mode and 
226nW in active mode.  Given a 10 minute standby period between active periods of 
~100ms (as in the previous example) the Phoenix Processor draws ~73pW on average 
over its lifetime with a balanced standby energy to active energy ratio of 0.94.  With such 
low power consumption, on-chip batteries or energy scavenging become viable options.   
 
5.1 System Overview 
As shown in Figure 5.1, the Phoenix Processor is a modular system with a core 
unit consisting of an 8-bit CPU, a 52x40-bit data RAM (DMEM), a 64x10-bit instruction 
RAM (IMEM), a 64x10-bit instruction ROM (IROM) and a power management unit 
  
 
Figure 5.1: The Phoenix Processor 
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(PMU). The core serves as a parent to peripheral devices, including a watchdog timer and 
a temperature sensor. The core and peripheral devices communicate over a system bus 
using a simple asynchronous protocol. The I/O controller addresses up to 8 peripherals on 
the system bus for sensing systems requiring additional peripherals.  
 In typical operating conditions, the Phoenix Processor spends an extended period 
of time in standby mode (e.g., 10 minutes) and wakes up in response to an exception 
raised by the watchdog timer (a 0.9pW current-starved oscillator). Once awake, the 
Phoenix Processor polls the temperature sensor and runs a short routine to process and 
store the measurement. After completing the data processing routine, Phoenix returns to 
standby mode. 
 The power consumption in active mode is dominated by components with high 
switching activity, such as the CPU. To minimize this source of power consumption we 
scale voltage aggressively to 0.5V, a sub-threshold voltage (for high-Vth devices) or near-
threshold voltage (for medium-Vth devices) in the target technology. The challenges of 
low voltage digital design have been covered extensively in recent literature [22][28][65] 
and will not be the focus of this work.  Instead, we place emphasis on accommodations 
made for standby mode operation. The Phoenix Processor was designed at the device, 
circuit and architecture levels with the primary goal of standby power minimization. In 
subsequent sections, we discuss each of the key components of this comprehensive 






5.2 Technology Selection 
Despite its importance to both power and performance, there has been little 
investigation of technology selection for low voltage circuits. The requirements of sub-
threshold and near-threshold circuits are different from those of normal super-threshold 
circuits, and the optimal technology is therefore different. The required performance is 
much relaxed in typical low voltage sensing applications, so older technologies can easily 
meet performance requirements. Furthermore, the long standby time observed in many 
sensor applications makes cumulative standby leakage energy significant, as we observed 
earlier in this work. Advanced technology nodes have also been optimized exclusively 
for super-threshold operation, resulting in sub-optimal noise margins, power and 
performance [77].  
The ideal technology would simultaneously offer small feature sizes and devices 
with ultra-low leakage.  Since no such technology was available for use in academic 
research, we investigated standard CMOS technologies from 0.25µm to 65nm.  Newer 
technologies tend to offer devices with higher subthreshold leakage but smaller 
capacitance.  Conversely, older technologies offer lower subthreshold leakage but larger 
capacitance, effectively offering reduced standby power at the expense of active power.  
A simple analysis using the method in [76] with simple inverter-chain models of a CPU 
and memory and a duty cycle of 0.001 (1s of active time per 1000s of standby time) 
reveals that an older 0.18µm technology gives optimal energy.  The active power penalty 
paid for adopting an older technology is easily outweighed by the dramatic reduction in 
standby power.  Note that the 0.18µm technology under study offers a device with a 
particularly high Vth, and further reverse scaling may have been warranted if the 0.25µm 
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technology offered a similar device.  A processor implemented in the energy-optimal 
0.18µm technology is 7.7X larger than a similar processor in a 65nm technology, but our 
analysis reveals that total energy is reduced by 647X.  This is an extremely favorable 
trade-off, especially when the volume of a wireless sensor is dominated by the battery 
volume (and not die volume).   
The selected 0.18µm technology includes a thin-oxide medium-Vth device with 
Vth~0.5V and a thick-oxide IO device with Vth~0.7V. All retentive gates (i.e., those gates 
that remain awake in standby mode) are implemented using the high-Vth devices, which 
consume ~1000X less leakage power per unit of gate width than the medium-Vth devices. 
Note that we do not use high-Vth devices in non-retentive gates since the minimum 
dimension is larger than that of the thin-oxide device, which gives both area and active 
energy penalties. In addition to the selection of an older technology, stack-forcing is used 
to reduce leakage power further. Leakage reduction due to the stack effect has been 
shown in previous work to be effective [74]. In our selected technology, stacking two 
transistors gives ~2X leakage reduction.  
 
5.3 Power Gating Under Relaxed Performance Constraints 
A power gating switch, as shown in Figure 5.2, is often used in low power circuits to 
minimize leakage in non-retentive circuit blocks during standby modes. At normal super-
threshold operating voltages (e.g., >1V in 45nm and 65nm designs), a high-Vth device is 
typically used as a power gating switch since it delivers comparable on-current to the 
nominal device with exponentially smaller off-current. Additionally, wide power gating 




For cubic-millimeter computing applications with modest performance 
requirements, minimizing standby power is the most important goal. In such applications, 
performance can be sacrificed for lower leakage, which is in stark contrast to the typical 
approach to power gating. In the Phoenix Processor, we leverage these modest 
performance requirements with an alternative power gating approach.  
Our power gating approach relies on a medium-Vth power switch rather than a 
high-Vth switch as in the typical approach. The on-current of the high-Vth device is 
exponentially smaller than that of the medium-Vth device at low voltage.  Therefore a 
high-Vth device must be sized up ~1000X as compared to a medium-Vth device to meet 
the current demands of the primary circuit, which is implemented using medium-Vth 
devices. The area overhead as well as the power overhead of charging/discharging such a 
large switch is avoided by using a medium-Vth power switch at no performance or 
leakage penalty. Note that the difficulties associated with high-Vth power switches in low 
voltage circuits as well as the utility of switches with lower Vth have been noted 
previously [82]. 
      
 
 Figure 5.2: A typical power gating switch  
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In addition to using medium-Vth power switches, the strength of our power gating 
switch compared to the circuit under test is smaller than that of the typical power gating 
approach. A stronger power gating switch minimizes the performance penalty of power 
gating at the expense of additional leakage during standby mode. Given the modest 
performance demands for the Phoenix Processor, we choose to reduce standby mode 
leakage considerably by selecting a very weak power gating switch [73].  
In the Phoenix Processor, the medium-Vth power switch is only 0.66µm, which is 
0.01% of total effective NFET width and 3X larger than the minimum width in the target 
technology. We increase the length from 0.18µm to 0.50µm to improve inverse 
subthreshold slope and consequently increase the on-current to off-current ratio. The 
0.66µm power gating switch is connected to the CPU and several other logic blocks as 
shown in Figure 5.3. Simulations with a model of the CPU indicate that the virtual 
ground rail bounces by a maximum of ~100mV, which is sufficient to guarantee correct 
logic operation. The non-retentive parts of IMEM and DMEM, such as decoders and 
output buffers, are connected to a separate power gating switch since the robustness of 
low voltage memory may be compromised by a voltage drop across the power gating 
      
 





Figure 5.4: CPU diagram 
switch. The measured energy and performance implications of our proposed power gating 
strategy will be discussed in Section 5.8. 
 
5.4 CPU and Instruction Set Design for Standby Mode 
In accordance with the conclusions of previous studies of subthreshold processor 
architectures [79], we have selected a simple CPU architecture with 2-stage pipeline, 8-
bit data width, and 10-bit instruction width to reduce active mode power and standby 
mode power. The instruction set includes support for basic arithmetic computation in 
typical sensor logging applications. As shown in Figure 5.4, the first pipeline stage 
consists of instruction fetch and decode as well as a scratch memory with an 8-entry 
register file and 16-entry cache. The second pipeline stage includes a simple ALU, write-
back logic, and a memory interface unit that compresses (decompresses) outgoing 
(incoming) memory traffic. The ALU includes hardware for addition, subtraction, and 
shifting. The CPU has been designed to minimize energy in both active and standby 
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Table 5.1: Instruction set architecture overview 
Since the computational demands of cubic-millimeter computing applications are 
typically modest, the CPU was simplified to support a minimum set of operations. Such 
simplicity reduces decode complexity and eliminates unnecessary switching activity, thus 
reducing active mode power. Furthermore, elimination of complex operations like 
multiplication eliminates large, leaky circuit blocks. Since leakage energy can be >30% 
of total energy in active mode for low voltage circuits [23], the resulting active mode 
power savings are significant.  
Instruction set architecture (ISA) optimization also plays an important role in 
minimizing power consumption in standby mode. Since the contents of IMEM must be 
retained in standby mode, it is important to minimize the instruction width. The leakage 
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penalty of instruction memory can alternatively be eliminated by using flash-based 
memory, but this requires costly processing steps. The custom ISA for the Phoenix 
Processor was compressed to an instruction width of only 10 bits by selecting a minimum 
set of 18 instructions (Table 5.). The benefits of selecting a narrow instruction width will 
be quantified using measured results in Section 5.8. 
Efficient operand encoding also helps to reduce the instruction width. Stack-based 
ISAs give very short instructions since the operands and destination register are implicitly 
assumed to be at the top of the stack. However, this small instruction size comes at the 
cost of flexibility offered by the typical approach in which operands are selected within 
the instruction from a set of general purpose registers. To simultaneously achieve 
encoding efficiency and flexibility in operand specification, two instruction types are 
available in the Phoenix ISA: explicit operand and implicit operand. Explicit operand 
instructions use a 3-bit opcode and a 7-bit operand specifier similar to a conventional 
register-register ISA. As shown in Table 5., this instruction format is reserved for 
arithmetic and flow control instructions, which are used frequently and require flexibility. 
Implicit operand instructions use a 7-bit opcode with a 3-bit modifier and implicitly use 
special registers R0, R1, and R2 as operand and destination registers. Special instructions 
like memory load/store and compression/decompression are used infrequently and can 
therefore use the implicit operand format for a small cost.  
 
5.5 DMEM Compression for Standby Mode 
While efficient instruction encoding helps minimize the footprint of IMEM, we 
use data compression to help minimize the footprint of DMEM. Along with fine-grained 
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Figure 5.5: Distribution of temperature in Muskegon, MI in 2006 [75] 
represented as the difference between temporally adjacent measurements 
 
power gating in DMEM (to be discussed in Section 5.6), compression permits fewer 
DMEM entries to be retained and enables significant power reductions in standby mode. 
Compression of instruction and data memories has been explored previously [67][68]. 
The IBM Memory Expansion Technology, for example, uses compression to more than 
double the size of main memory [67] but requires a complex memory management 
protocol targeted at server systems. To ensure that the energy overheads of compression 
do not surpass the standby mode reductions of a compressed DMEM, we adopt a simple 
compression architecture in the Phoenix Processor.  
During compression, words from the 16-entry cache are sequentially converted to 
compressed words using a compression lookup table. The 512-byte virtual memory is 
divided into 16-byte blocks, and an entire 16-byte block from the cache must be 
compressed before being sent to the 266-byte physical memory.  
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The primary function of the Phoenix Processor is sensor data logging, which has 
two important consequences for compression. The first consequence is that access to 
memory is largely sequential (since temporally adjacent measurements are stored in 
spatially adjacent memory locations), thus limiting the compression/decompression 
overheads associated with random hopping among 16-byte blocks. The other important 
consequence concerns compression dictionary selection. Typical sensor data is 
predictably compressible since two temporally adjacent points are likely to differ by only 
a small amount. The measurement for a particular time can be stored as the difference 
between the current and previous measurements. The resulting data distribution is tightly 
distributed around zero, making dictionary selection simpler. Since the Phoenix Processor 
includes an on-board temperature sensor, we consider a collection of ambient temperature 
measurements in Michigan as an example [75]. Figure 5.5 shows the differences between 
temporally adjacent temperature measurements for a full year at different sampling 
intervals. In this difference format, 96% of the data falls in the range -1ºC to 1ºC 
assuming a 10 minute sampling interval. We take advantage of this small range by using 
a fixed compression dictionary that uses short words to represent values in this range and 
longer words to represent the rare value outside of this range.  
We use Huffman encoding to generate a lookup table-based dictionary using 
temperature measurements from [75] assuming a temperature precision of 1ºC and a 
sampling interval of 30 minutes (which was empirically determined to efficiently 
compress data sampled at intervals ranging from 5-60 minutes). The lookup table 
converts 8-bit uncompressed data words to compressed words with lengths between 1 and 
13 bits. By using a fixed dictionary, the compression operation is simplified significantly, 
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Figure 5.6: Hardware support for compression 
minimizing the active energy penalty. While the footprint of compressed data can grow 
by up to 60% if measured data is not sufficiently similar to the distribution in [75], an 
editable fixed dictionary could potentially be stored in DMEM to better match the needs 
of a specific application. 
After using the Huffman lookup table to compress an 8-bit data word, the 
compressed word is shifted by a 51-bit shifter and then stored in a 51-bit load/store buffer 
(Figure 5.6). Once all entries in a 16-byte block have been loaded in the load/store buffer 
or the buffer is full, the compressed data is sent to DMEM using one of the 3 load/store 
instructions supported by the ISA. 
Memory allocation is the primary challenge in implementing compression. Fixed 
length uncompressed blocks from virtual memory are translated to variable length 
compressed blocks in physical memory, and efficient placement of the variable length 
blocks within physical memory can be difficult. To address this problem, we divide 
DMEM into the two partitions shown in Figure 5.7: a statically allocated partition and a 
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dynamically allocated partition.  Each 16-byte block in virtual memory is assigned a 40-
bit entry in statically allocated memory. Data is normally stored in the statically allocated 
partition. However, if a 16-byte block does not fit within its statically allocated entry after 
compression, the overflow data is stored to an entry in dynamically allocated memory 
and a 5-bit pointer to the overflow data is stored in the statically allocated entry. A free-
list is required to monitor which entries in dynamically allocated memory are available 
for storage. A priority encoder in the free-list returns the address of the first available 
entry in the event of an overflow. For compression purposes, the free-list need only 
monitor the dynamically allocated partition, but we monitor both memory partitions to 
permit fine-grained power gating (to be discussed in Section 5.6). Including the overhead 
of the free-list, the Phoenix Processor compression scheme represents 16-byte blocks 
with a minimum of 41 bits (a compression ratio of 32%). The effectiveness of the 
proposed compression scheme will be quantified using test-chip measurements in Section 
5.8. 
 
5.6 Ultra-Low Standby Power Memory Design 
The power consumed by IMEM and DMEM dominates standby mode power 
since data must be retained in standby mode. In contrast, the CPU and other non-retentive 
logic can be fully power gated. Minimizing standby power in the IMEM and DMEM is 
therefore a critical design requirement for the Phoenix Processor. The memories must 
also be designed for robust operation at low supply voltage to avoid the overhead of a 
dual supply voltage system.  
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Figure 5.7: Memory support for compression 
In the Phoenix Processor, the instruction memory is accessed every cycle by the 
CPU but does not need to be modified at runtime. Consequently, instruction memory is 
composed of a 64x10b SRAM (IMEM) and a 64x10b ROM (IROM). Commonly used 
procedures are stored in IROM while application-specific instructions are stored in 
IMEM. It is advantageous to put as many instructions in IROM as possible since ROM 
can be power gated during standby mode. In this work, we use the robust full static 
CMOS ROM implementation described in [69].  
To minimize the standby leakage in retentive cells in IMEM and DMEM, we use 
the custom ultra-low standby power SRAM cell shown in Figure 5.8. The bitcell 
transistors (cross-coupled inverters and access transistors) use the high-Vth IO devices 
offered by the selected 0.18µm technology. Although the minimum dimensions of the IO 
device are larger than those of the thin oxide device, the large leakage reduction justifies 
the use of the device. We further reduce leakage in the bitcell using stack forcing in the 
cross-coupled inverters as in other retentive gates. We use a stack height of two because 




Figure 5.8: Proposed ultra-low standby power SRAM cell 















































Figure 5.9: Effectiveness of (a) stack forcing and (b) gate length biasing for 
leakage reduction 
Figure 5.9(a). Instead of further stack forcing, we find that increasing the length of the 
devices in the cross-coupled inverters gives a more area-efficient reduction in leakage. 
By increasing the length of the transistors from 0.35um to 0.50um, the leakage is reduced 
by ~2X, as shown in Figure 5.9(b). Stack forcing and gate length biasing are not applied 
to the access transistors to avoid upsetting write margins. 
The proposed bitcell enables dramatic leakage reduction at the expense of active 
power and area.  In the target 0.18µm technology, the area of the proposed cell is 40µm2, 
which is 9.1X larger than the traditional 6T cell in [81].  Since the instruction and data 
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memory bitcells represent only a fraction of total chip area, the effective area penalty is 
only ~17%.  Even with the larger bitcell, measurements show that the memories 
contribute only 8% of total active power while delivering a 62X reduction in memory 
standby power (which is 90% of total standby power) as compared to the 6T bitcell in 
[81].  Given the dominance of standby energy in a typical sensing application, the 
proposed bitcell delivers a favorable trade-off. 
In addition to operating at low standby power, the proposed SRAM cell in Figure 
5.8 includes a full swing 4-transistor read buffer for robust low voltage operation. Read 
buffers have been previously proposed to decouple read and write margins in low voltage 
SRAM cells [70][71]. The full swing read buffer drives the bitline to both supply rails, 
ensuring a robust read. Since the read buffer can be power gated in standby mode without 
upsetting the bitcell data, it is implemented using medium-Vth devices for a negligible 
     
Figure 5.10: Memory column diagram showing completion detection 
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leakage penalty. The use of medium-Vth devices ensures a fast read time comparable to 
paths in the CPU (implemented with medium-Vth devices). This is particularly important 
for the IMEM, which is accessed every cycle and lies on critical timing paths. 
While the read delay is comparable to the delay of the CPU, the write operation 
through the high-Vth devices is slow. We therefore adopt an asynchronous write strategy 
in which the CPU stalls for 2-3 cycles during the write operation. The DMEM asserts a 
completion signal to alert the CPU when the write operation is finished. As shown in 
Figure 5.10, the write completion signal is generated by reading the contents of the row 
being written and comparing to the write data. Since read is single-ended, a replica delays 
the write completion signal to guarantee that both sides of the cell have been written 
correctly. 
To permit further leakage reduction within DMEM, power gating switches are 
used to eliminate the standby mode power consumption in non-retentive entries. A 
particular DMEM entry is power gated only if the free-list (described in Section 5.5) 
indicates that the entry is unused. Power gating granularity plays an important role in 
determining total power. Using a single power gating switch for each row allows the 
memory to grow to precisely match the footprint of the data. However, the width of a 
power gating switch is determined by the maximum current needed to read/write a single 
row, so the width of a single power switch changes minimally with power gating 
granularity. With one power switch allotted per DMEM row, the total leakage power is 
sub-optimal because the total power gate width is large. For example, the use of 52 
switches for the 52 rows of DMEM would require a total power switch width 
approximately 52 times wider than the case where one footer is used for the entire 
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DMEM. Higher footer granularity also leads to higher complexity in free-list 
management and a commensurate increase in standby power. We find that minimum 
standby power is achieved in the Phoenix Processor when two DMEM rows are grouped 
with a single footer. 
 
5.7 Test Chip Overview 
 To demonstrate our standby mode strategy, we fabricated the Phoenix Processor 
in a 0.18µm process (die photo shown in Figure 5.11). The processor includes 60,332 
medium-Vth devices and 32,167 high-Vth devices in an area of 915x915µm2. The memory, 
temperature sensor, and timer blocks were designed using a standard full-custom flow. 
The CPU and interfaces to memory, temperature sensor, and timer blocks were 
implemented using both synthesized and semi-custom blocks using a standard tool flow 
 




and a library limited to minimum-sized gates with maximum fan-in of three. As in 
previous low voltage processors, we routed signal, clock, and power wires using 
minimum width interconnect to reduce switching energy and improve routing density 
[22]. 
 
5.8 Measured Results 
5.8.1 Power and Performance Results 
The measured frequency and energy consumed per clock cycle are shown in 
Figure 5.12 as functions of Vdd for one test application. The frequency is determined by 
sweeping the clock frequency, running the test application, and noting the frequency 
above which the contents of memory are corrupted. The test application runs a short 
iterative sequence that writes a known list of numbers to DMEM, in the process 
exercising all timing critical instructions. Power is measured during execution using a 
high precision ammeter. At the target voltage of 0.5V, the die highlighted in Figure 5.12 
operates at 106kHz with only 2.8pJ consumed per cycle, which corresponds to only 
297nW. Figure 5.13 and Figure 5.14 show distributions of maximum operating frequency 
(mean of 121kHz) and active power at 60kHz (mean of 226nW) for 13 dies at Vdd=0.5V. 
The consequences of variability are particularly important at low operating voltages and 
have been covered extensively in previous work [22][78]. 
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Figure 5.12: Measured frequency and energy consumption 
     
Work Technology Architecture Frequency Active Energy  Standby Power 
[80] 0.13µm 8-bit 8051 with 
custom peripherals 
8 MHz 18.8 pJ/cycle 53.6 µW 
[78] 65nm 16-bit MSP430 434 kHz 27.3 pJ/cycle 1 µW 
[22]  0.13µm Custom 8-bit 354 kHz 3.5 pJ/instruction 153 nW 
[94] 0.25µm Custom 8-bit 500 kHz 12 pJ/instruction 
(core only) 
13-20 nW 
This work1 0.18µm Custom 8-bit 121 kHz 3.8 pJ/cycle      
(at 60 kHz) 
35.4 pW 
Table 5.2: Comparison to other low voltage technologies (1mean values across 13 
measured dies are presented for this work) 
 
Figure 5.15 shows that the mean standby mode power consumption for the same 
13 dies at Vdd=0.5V is 35.4pW with 50% of DMEM entries retained. The IMEM and 
DMEM consume 89% of standby power while the power gated CPU consumes only 7% 
of the power. For a typical sensing application in which the sensor remains active for 
1000 cycles every 10 minutes, these measurements indicate that the average power 












mean = 121 kHz











Maximum Operating Frequency (kHz)  
Figure 5.13: Measured frequency distribution for 13 dies at Vdd=0.5V 








mean = 226 nW











Active Mode Power at 60kHz (nW)  
Figure 5.14: Measured active mode power distribution at 60 kHz for 13 dies at Vdd=0.5V 







mean = 35.4 pW
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Figure 5.15: Measured standby mode power distribution for 13 dies at Vdd=0.5V 
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 The reported standby power is lower than that reported in any previous work.  
The standby power consumption of the Phoenix Processor is compared to previous ultra-
low power microprocessors in Table 5.2.  It should be noted that each microprocessor 
listed was implemented using a different architecture and specifications, so direct 
comparison can be difficult. 
 
5.8.2 Power Gating Results 
To further investigate our proposed power gating approach, we sweep the footer 
width on the CPU and measure the energy and performance implications. Figure 5.16(a) 
shows the maximum operating frequency of the CPU as a function of footer width. 
Frequency reduces by 5X as the footer size approaches the minimum of W=0.66µm and 
L=0.5µm. This performance penalty leads to greater active energy consumption per 
operation since leakage energy increases with clock period in active mode. The power 
consumption through the power gating switch results in an additional energy penalty. 
However, the standby leakage power savings from the narrow footer width, shown in 
Figure 5.16(b), easily offsets these penalties and reduces the total energy for the Phoenix 
Processor.  Figure 5.17 confirms that the total energy consumption is 3.8X lower for the 
small footer (W=0.66µm) than the large footer (W=28µm) assuming 1000 instructions 
are executed every 10 minutes. The small footer saves several orders of magnitudes of 























































 Figure 5.17: Total energy consumption assuming 1000 instructions are executed 
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Figure 5.18: Measured (a) frequency and (b) power as functions of temperature 
5.8.3 Memory Results 
The IMEM and DMEM consume 7.1fW/bitcell (not including the overhead of 
decoders and row drivers). The IMEM alone accounts for 39% of the total standby power 
(including the overhead of decoders and drivers), which underscores the importance of 
instruction set optimization. If the instruction width had been set to 15 bits instead of 10 
bits, measurements of a typical die show that the standby power of IMEM would have 
increased by 20%, which equates to ~8% increase in total standby power.  
Unlike IMEM, the power consumed by DMEM, which amounts to 51% of total 
standby power at 50% retention, can be reduced significantly by compressing the data 
and by changing the number of DMEM entries retained to match the footprint of 
compressed memory. For a typical die, the DMEM consumes 22pW with all entries 
retained and 7.5pW with all entries power gated due to the overhead of maintaining the 
free-list (i.e., the overhead of data compression).  
To quantify the system-level benefits of compression and fine-grained power 
gating in memories, consider an ambient temperature sensing application in which the 
Phoenix Processor wakes up once every 10 minutes and runs a 1000 cycle routine to 
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 Case 1, Case 2
 Case 3
 
Figure 5.19: Computed time profiles of (a) energy and (b) memory size for a 
temperature measurement routine 
      
measure temperature and store the measured data. Using the measured temperature 
dependence of frequency and power consumption shown in Figure 5.18 and a subset of 
the temperature profile from [75], we can compute the reduction in energy due to 
compression and power gating in DMEM over the lifetime of the chip. For this case study 
we assume that temperature is measured to a precision of 1ºC. Figure 5.19(a) shows the 
total energy consumed over 37 hours (the time period over which uncompressed memory 
fills to capacity) for 3 cases. In Case 1, neither compression nor power gating are used in 
DMEM. In Case 2, power gating is used, but compression is not used. Finally, in Case 3, 
both power gating and compression are used. The use of power gating within DMEM 
(Case 2) reduces energy consumption by 7.3%, and the use of both power gating and 
compression (Case 3) reduces energy consumption by 14.7%. Compression also increases 
the effective size of DMEM and enables the processor to remain active for 7.8X longer 






 Standby power was shown in this chapter to be extremely important for many 
1mm3 computing applications.  To address the problem posed by standby power, we 
developed the Phoenix Processor, which leverages low standby power techniques at the 
device, circuit, and architecture levels.  Measurements show that Phoenix consumes 
226nW in active mode and only 35.4pW in standby mode. Given a 10 minute standby 
period between active periods of ~100ms (as in the example at the beginning of this 
chapter) the Phoenix Processor draws ~73pW on average over its lifetime.  With such 
low power consumption, the 1.55V thin film battery described in Chapter 1 [15] would 
last for more than 2 years with an area of only 1mm2 (assuming 100% power efficiency 
in DC-DC conversion).  Though the techniques described in this chapter bring the power 
consumption of digital components within the realm of 1mm3 computing, the power 
consumption of sensors, actuators, and radios is still a major barrier.  This problem is 








An Ultra-Low Voltage CMOS Image Sensor 
 
 The first five chapters of this work focus on the design of robust low voltage 
microprocessors, critical elements in any 1mm3 system.  However, the microprocessor is 
only one of several components limited by power constraints.  Radios and many types of 
sensors and actuators consume considerable power and, in many cases, dominate the 
power budget of a wireless system.  In light of this, the focus in this chapter is shifted to 
the design of ultra-low power sensors.  Though many sensors are MEMS-based, 
conventional CMOS processes offer the ability to sense a number of quantities including 
temperature and light.  This chapter focuses specifically on the design of an ultra-low 
power CMOS image sensor.  Such a sensor will play a critical role in emerging wireless 
applications that demand video and still image capture; applications ranging from 
untethered surveillance motes to artificial retinas.   
As shown in previous chapters, low voltage operation is becoming an increasingly 
attractive option for low power digital logic and memory.  This chapter explores the 
application of low voltage techniques to a CMOS image sensor.  In addition to reducing 
energy within the image sensor, robust low voltage operation will ensure compatibility 
with on-chip low voltage logic in 1mm3 computing systems.  The typical approach to 
CMOS image sensor design is described in Section 6.1, and in Section 6.2, an ultra-low 
power CMOS image sensor optimized for highly energy constrained applications is 
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proposed.  The proposed pixel architecture and array architecture enable operation at a 
near-threshold supply voltage of 0.6V and below.  Measurements of a 0.13µm test-chip at 
0.6V indicate that a 128x128 image sensor array consumes only 1.9µW at Vdd=0.6V and 
3.3fps with a signal-to-noise ratio (SNR) of 24.8dB.  While low voltage operation tends 
to reduce energy at the expense of increased noise, such a trade-off may be attractive in 
many applications requiring simple image analysis.  
 
6.1 Typical CMOS Image Sensor Operation 
Pixel readout in an image sensor is typically accomplished using the 3T active 
pixel sensor (APS) design shown in Figure 6.1.  The photodiode node, NPD, is first pre-
charged using M1 and is subsequently discharged by photocurrent for an extended period 
(called the integration time).  After this extended period, the voltage at NPD must be read 
out and converted to a digital number.  Transistor M2 and a shared current source act as a 
source follower that copies the voltage at NPD onto the bitline.  The bitline voltage is then 
read using a conventional analog-to-digital converter (for example, a sigma-delta 
converter [87]).   
The 3T APS structure has proven to be robust at high voltage but relies on the 
buffering of an analog voltage to a noisy bitline that is shared by many leaking devices.  
At low voltage, the cumulative bitline leakage of inactive pixels begins to approach the 
read current of the active pixel (in a manner reminiscent of SRAM [93]), making it very 
difficult to distinguish between many analog values.  This problem is exacerbated by the 
high current variability observed at low voltage.  Our solution to this problem is 





Figure 6.1: A conventional 3T active pixel sensor design 
6.2 A Low Voltage CMOS Image Sensor 
To address the aforementioned problems confronting low voltage 3T APS 
structures, we use an in-pixel comparator to convert the photodiode voltage into a digital 
pulse with a width linearly related to the photodiode voltage.  In doing so, we drive the 
bitline with only digital values, thus avoiding the aforementioned problems associated 
with low Ion/Ioff and high current variability.   Similar approaches have been proposed in 
the past [83][84], with recent work [85] showing that high SNR can be maintained at 
supply voltages as low as 1.35V with such techniques.   
The column architecture and a timing diagram are shown in Figure 6.2.  Before 
integration, the photodiode voltage and bitline are pre-charged to VDD (Step 1).  After 
integrating the photocurrent in the pixel of interest (Step 2), the photodiode voltage, 
Vphotodiode, is compared to a voltage ramp using an in-pixel comparator.  When the ramp 
voltage drops below Vphotodiode, the bitline is discharged (Step 3).  The time at which the 
bitline switches is a linear function of Vphotodiode and is measured using a counter (Step 4).  
The use of a digital comparator avoids the functionality problems faced by the source 
follower in the traditional APS pixel.  Furthermore, the effects of variation are minimized 




      
 
easily corrected with delta reset sampling [86].  Delta reset sampling is implemented on 
chip with little overhead by using the implicit addition operation performed by counters 


















Figure 6.2: Column architecture and timing diagram for a read operation 
Figure 6.3 shows the pixel, which contains three components: a pixel control 
block, a comparator, and a read buffer.  Inside the pixel control block, the photodiode 
node, NPD, is reset before an integration period using device M2.  Device M1 sets the 
voltage at NPD below VDD to ensure a linear response from other components.  A 2T 
comparator structure (M3, M4) is used to leverage unique device sensitivities at low 
voltage.  Since subthreshold devices act as excellent current sources, the currents through 
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devices M3 and M4 are exponential functions of their respective gate voltages only.  
Consequently, Vphotodiode and the voltage at ramp can be compared simply by looking at 
the currents through M3 and M4.  Initially, the current through M4 is greater than the 
current through M3, and the comparator output is held low.  As ramp reduces, the current 
through M3 becomes larger and eventually exceeds the current through M4, which 
switches the comparator output high.  As shown by the voltage transfer characteristics in 
Figure 6.3, the exponential dependence of current on gate-source voltage gives high gain 
and a fast transition at the comparator output.  The gain is further improved using the 
current limiters shown in Figure 6.3, which are shared by all pixels in a column.  The 
increased gain provided by the current limiters help minimize short circuit current that 
occurs during evaluation, though this current is not completely eliminated as will be 
shown when discussing test-chip measurements.  A 2T read buffer (M5, M6) also helps 
to drive the bitline strongly and overrides leakage due to un-accessed pixels on the bitline. 
M
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Figure 6.4: Die photo 
 
6.4 Test-Chip Overview 
We have fabricated a 128x128 low voltage image sensor in a 0.13µm bulk logic 
technology to demonstrate our proposed techniques (die photo shown in Figure 6.4). In 
the target technology, Vth~400mV at Vds=50mV. Each 5x5µm pixel contains a 7.9µm2 n-
diffusion/p-substrate photodiode with both polyimide and silicide layers removed.  




Figure 6.5: Test setup 
subthreshold swing variations. Internal generators for ramp and adc_clock signals are 
included on chip though are bypassed during testing to enable fine-grained tuning.   
 
To characterize the image sensor, we use the test setup shown in Fbigure 6.5. A 
green collimated LED is projected on a 550nm bandpass filter to reduce wavelength 
uncertainty to only +/-10nm.  The filtered light is passed through a diffusing lens that 
scatters the light in all directions.  Finally, this scattered light uniformly illuminates the 
CMOS image sensor.  All data described in the remainder of this section are captured 
under an irradiance of 35mW/m2.  Rather than sweeping this light intensity to 
characterize the sensor, we sweep integration time, which has the effect of varying the 
number of incident photons. 
 
6.5 Mean Responsivity 
 Figure 6.6 shows the mean pixel value over the entire array as a function of the 
number of incident photons (i.e., incident light).  Each pixel value has been averaged over 
100 frames to eliminate temporal variations, and delta reset sampling has not been 
performed.  Ideally, the pixel value should increase linearly as the number of incident 
photons increases.  The image sensor gives monotonic output, though the observed non-
linearity near saturation affects the fidelity of a captured image and is undesirable.   Much 
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of this non-linearity results from innate non-linearity in the proposed pixel and could be 
eliminated with an alternative pixel structure.   
Dark current (i.e., subthreshold leakage and junction leakage at the photodiode) is 
also an important quantity since it limits dynamic range and introduces noise.  Figure 6.7 
shows the measured pixel value as a function of integration time under dark conditions.  
Note that contribution of dark current as measured by pixel value is comparable to that of 
the incident light in Figure 6.6 (which was captured using the same range of integration 
times as Figure 6.7).  Such high dark current is a threat to the noise characteristics, a topic 
considered extensively in the next sub-section. 
 
6.6 The Effects of Variability 
As previous chapters showed, the increased sensitivity to variability is a serious 
concern in low voltage circuits.  In an image sensor, random process variability in the 
pixel and in analog-to-digital conversion hardware results in fixed pattern noise (FPN), 
which is spatial variation in measured pixel value under uniform illumination. A portion 
of FPN can normally be eliminated using correlated double sampling or delta reset 
sampling [86].  To measure FPN without delta reset sampling, we first capture an image 
in which temporal variations are eliminated by averaging over 100 frames.  We then 
estimate FPN by measuring the standard deviation of the pixel values.  Under dark 
conditions, FPN is 5.1% of the maximum pixel value.  CMOS image sensors operating at 
nominal voltage may have FPN that is <10% of this value [85], which clearly 























Figure 6.6: Mean responsivity over 100 frames 
 
 




















Figure 6.7: Mean pixel value as a function of integration time over 100 frames 
 




The signal-to-noise ratio (SNR) measures the combined effects of FPN and 
temporal variations (which are caused by a combination of voltage fluctuations, 
switching noise, and light non-uniformities).  To measure SNR, we normalize the mean 
pixel value at each location (over 100 frames) to the standard deviation in pixel value 
(over the same 100 frames) and convert to decibel (dB) representation.  Figure 6.8 shows 
the SNR at Vdd=0.6V as a function of the incident light.  As the number of incident 
photons increases, the SNR approaches its maximum value of 24.8dB (a ratio of ~17:1).  
As shown in Figure 6.9, the maximum SNR reduces with Vdd, going as low as 22.7dB (a 
ratio of ~14:1) at Vdd=0.5V. The observed trends in SNR again underscore the need for 
more effective variability control at low voltage. 
 
6.7 Power Consumption and the Role of Voltage Scaling 
 Thus far, we have focused on the non-ideality introduced by low voltage 
operation.  However, voltage scaling does offer dramatically reduced power consumption, 
as shown in Figure 6.10 at 3.3fps and Vdd=0.6V.  Due to limitations at the computer-PCB 
interface, frame-rates above 3.3fps are not possible.  During power measurement, 
external ramp signals and clock signals are used to drive the image sensor, but internal 
ramp and clock generators are run in parallel to simulate the effect of these blocks on 
total power.  Power varies between 1.9µW and 3.4µW for different levels of incident 
light.  This non-intuitive behavior is a result of short circuit current consumed in the 2T 




























Figure 6.8: Signal-to-noise ratio as a function of incident light 
 
 


























At Vdd=0.6V, the image sensor consumes 564nJ/frame.  This number reduces to 
188nJ/frame at Vdd=0.5V.  The proposed image sensor is compared to previous work in 
Table 6.1.  The proposed design compares favorably to the low power image sensor in 
[85], which consumes 5.8µJ/frame at 9.6fps after scaling to account for different array 
sizes.  The image sensor proposed in [87] consumes only 480nJ/frame at 30fps, which is 
comparable to the value reported in this work.  However, the measurements quoted in 
[87] do not capture the power overhead of a decimation filter, a critical element to the 
chosen architecture. 
Note that the energy/frame metric is meant to be insensitive to frame-rate.  
However, in our image sensor test-chip, the leakage current during standby (i.e., a frame-
rate of zero) is equivalent to 20-35% of the power at 3.3fps.  At low frame-rates, this 
leakage results in a significant power overhead.  This overhead would be amortized over 
multiple frames at higher frame rates, suggesting that our reported energy/frame metric 
could improve with a test setup that could support frame-rates greater than 3.3fps. 
Figure 6.11 shows the Vdd sensitivity of power in the image sensor.  Power 
consumption drops as low as 620nW at Vdd=0.5V and exhibits a very high sensitivity to 
Vdd, well in excess of the expected quadratic (Vdd2) dependence.  Short circuit current in 
the 2T comparator is again the culprit.    The gate source voltage on the NFET device in 
the comparator increases with Vdd giving a near-exponential increase in short circuit 























Figure 6.10: Power at Vdd=0.6V as a function of incident light 
 




























[85]  1.35 9.6 5800 Data rescaled for 
128x128 array size 
[87] 3.3 30 480 Does not include power 
of decimation filter 
This work 0.5 3.3 188  




Figure 6.12: Image capture test setup 
 
6.8 Test Image Capture 
 The previous sections showed that extremely low power operation is possible at 
low voltage at the expense of a reduced SNR.  In this section, we explore the practical 
consequences of this added noise in an actual test image.  To capture a test image, we use 
the test setup shown in Figure 6.12.  A 250W white light source is used to illuminate a 
test image.  The reflected light is focused by a CCTV lens with a focal length of 50mm 
and an f-number of f/2.8.  The focused light is then projected on the image sensor.   
As a demonstration, we use the 8-bit test image shown in Figure 6.13(a), which 
has 256x256 pixels.  Since our pixel array contains 128x128 pixels, we show a down-
sampled 128x128 version of the image in Figure 6.13(b) for reference.  The image 
captured by our test-chip is shown in Figure 6.13(c).  The image in Figure 6.13(c) clearly 
shows many of the finer details in the original image.  However, the relatively low SNR 
observed at low voltage is clear from the high spatial noise in Figure 6.13(c).     
 
6.9 Conclusion 
 The test chip measurements in this chapter clearly demonstrate that extremely low 
power operation can be achieved by applying low voltage techniques to a CMOS image 
sensor.  However, this power reduction comes at the cost of increased noise.  While the 






Figure 6.13: (a) Actual 256x256  8-bit image (b) Image downsampled to 128x128 
(c) Image captured by CMOS image sensor 
 
applications, the test image in Figure 6.13(c) shows that simple object recognition may be 
possible for less demanding applications.  A more detailed exploration of low voltage 












Cubic-millimeter computing is quickly becoming a reality, though power 
consumption remains as one of the critical barriers to further progress.  This work 
focused on power reduction in digital components and placed specific emphasis on the 
use of low voltage operation to achieve this goal.  Chapter 2 focused on the basic 
characteristics of subthreshold circuits and Chapter 3 examined the evolution of these 
characteristics as transistors scale.  These concepts were explored further within the 
context of two low voltage processor test-chips in Chapters 4 and 5.  The Phoenix 
Processor, in particular, demonstrated that low voltage operation combined with an 
aggressive standby mode strategy enables dramatic power reductions and brings on-chip 
power sources within the realm of possibility.  Finally, conventional digital circuits were 
left behind in Chapter 6, and the focus was instead shifted to applying low voltage circuit 
techniques to an ultra-low power CMOS image sensor.   
The work presented in this thesis has demonstrated the viability of low voltage 
operation.  However, a great deal of work remains before we see widespread adoption of 
low voltage design techniques.  In particular, the challenges presented by variability, 
which were discussed thoroughly in Chapters 2, 4, and 6, have not yet been adequately 
addressed.  Despite the solutions proposed in this work (in particular, those of Chapter 4), 
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variability is still a serious threat to functionality and energy efficiency.  Furthermore, as 
designers consider low voltage operation for performance-constrained design, delay 
variability will become a serious problem.  While variability presents a significant 
problem, it is one that can be solved.  The solution will require novel transistor 
geometries, careful circuit design, and adaptive architectures that can detect and correct 
for variability.  A great deal of innovation in adaptive architectures, in particular, is 
already underway [88][89]. 
 Though the power consumption of digital components was the primary focus of 
this work, the power consumption in sensor and radio components must also be reduced 
to make 1mm3 computing a reality.  MEMS-based sensing is continually offering new 
low power solutions, and research in ultra-wideband [91] and ultra-low power wake-up 
receivers [92], among other topics, offers hope for low power radios. In parallel with the 
development of new radios, it will also be important to re-design system architectures so 
that radios are required to communicate less frequently.   
Improvements to batteries and energy scavenging devices will likely ease some of 
the pressure to design low power components but will also create new circuit problems.  
For example, the efficient conversion from high voltage (1.5V or higher) to subthreshold 
voltages is a complicated problem that has only recently begun to receive attention 
[59][78].  Hybrid power sources containing both batteries and energy scavenging devices 
also create an interesting set of problems for circuit designers including efficient battery 
re-charging using scavenged energy. 
In addition to the component-level challenges mentioned above, the integration of 
multiple low power components in a single 1mm3 package continues to be a challenge.  
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This is challenging not only because of the innate difficulties presented by millimeter-
scale packaging but also because of logistics.  The assembly of a 1mm3 computer 
requires expertise in the design of digital circuits, radios, sensors, packaging, and power 
sources in addition to any application-specific knowledge that may be relevant (e.g., 
knowledge about biocompatibility).  To assemble such a diverse team can be difficult, 
particularly within academia, where the integration of multiple components is often 
deemed unworthy of research.  However, a number of universities have already begun to 
show significant demonstrations of highly integrated systems [4][6][90].  These systems 
are the precursors to highly evolved cubic-millimeter systems that will undoubtedly solve 
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